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Employing Element-Mismatch-Shaping
Chapter 1. Introduction
By a process similar to delta-sigma modulation [1, 2], the noise caused by static
element mismatch in a multi-level digital-to-analog converter (DAC) [3] can be attenuated
in a narrow frequency band. The purpose of this thesis is to explore this mismatch-shaping
technique for high-resolution wide-band multi-bit delta-sigma switched-capacitor (SC)
DACs.
1.1 Motivation
Because of its insensitivity to many analog imperfections, delta-sigma modulation
[1, 2] has become one of the most popular techniques for making high-resolution ADCs
(analog-to-digital converters) and DACs which are widely used for data conversion at the
front-end of mixed-signal ICs.
Most delta-sigma modulators in production today employ single-bit quantization.
A key feature of an ADC or DAC based on one-bit delta-sigma modulation is its ability to
achieve arbitrarily high linearity. This feature is the result of the inherent linearity of a
one-bit DAC. A multi-bit DAC cannot be made perfectly linear since it is impossible to
create a transfer characteristic with steps of exactly equal height. Since non-idealities in
the DAC are equivalent to noise added directly to the input signal of a delta-sigma ADC
(or to the output in delta-sigma DAC), DAC errors can easily be the performance-limiting
factor in a delta-sigma converter.2
Were it not for this drawback, the use of multi-bit quantization would improve a
delta-sigma modulator's performance by increasing the modulator's resolution or
increasing the modulators's bandwidth, while at the same time, whitening the quantization
noise and improving modulator stability. These powerful incentives have led a number of
researchers to develop such schemes as element-randomization [4-6], individual-level
averaging [7, 8], and digital calibration [9] to combat the problems caused by imperfect
DACs.
More recently, schemes were invented which make the errors caused by mismatch
in a multi-bit unit-element DAC appear as first-order shaped noise [10-15]. One of the
methods has since been generalized to arbitrary-order lowpass and bandpass shaping in
[16]. This thesis explores the implementation of the mismatch-shaping technique,
presenting new schemes which are more hardware-efficient, and designing prototype ICs
to corroborate the theory.
1.2 Thesis Outline
The fundamentals of delta-sigma modulation are reviewed in Chapter 2, along
with brief descriptions of some existing element-matching techniques. Chapter 3 presents
some analytical and architectural work related to the realization of mismatch-shaping
logic. A generalized butterfly shuffler scheme capable of implementing various noise
transfer functions (NTFs) is also presented in Chapter 3. Chapter 4 explores the
possibility of applying mismatch-shaping to non-unit-element DACs by designing a 2-
segmented DAC with mismatch-shaping only on the MSB part. A 16-element SC DAC
which has been implemented on a prototype IC, along with some high-order delta-sigma
modulator designs is given in Chapter 5. The experimental results are presented in
Chapter 6. Chapter 7 summarizes the work and gives a few suggestions for future work.3
Chapter 2. Background: Delta-Sigma Modulation and Mismatch-Shaping
This chapter presents the material necessary to understand AE modulators in
general and this thesis in particular. Starting with a brief review of quantization, the
discussion progresses to 1St- order, then high-order and bandpass AE modulators. Multi-
bit modulators are introduced thereafter. At the end of the chapter, the effect of DAC non-
linearity in AE modulators is discussed along with some means for dealing with this
important issue.
2.1 Quantization
2.1.1 Quantization and Quantization Noise
Quantization refers to the process of subdividing a quantity into a small but
measurable increment. In electrical engineering, such a quantity can be the magnitude of
an analog signal, such as voltage or current. It can even be a digital signal if quantization
involves reducing the bit-width. A clock is needed to sample the signal and to initiate the
quantization. Periodically sampling a continuous signal at a rate more than twice the
signal bandwidth does not introduce distortion, but quantization does.
The most commonly used quantization is uniform quantization, which has equal
quantization steps denoted as A. An example is shown in Figure 2.1 (a), where the
continuous amplitude signal x is rounded to the nearest of 8 discrete levels. It is evident
that the quantized signal y can be represented by
y = Gx + e , (2.1)
where the gain G is the slope of the straight line that passes through the center of the
quantization characteristic, and e is the quantization error shown in the same picture.4
Input range
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Figure 2.1: (a) An example of uniform multi-level quantization
characteristic. (b) Single-bit quantization.
Other non-ideal effects, such as dc offset and non-linear gain error, can be added into
Eq. (2.1) when necessary.
If there are a total of2nquantization levels, we call it an n-bit quantization. For
the example shown in Figure 2.1 (a) the quantizer is a 3-bit quantizer. If the input range
is normalized to ±1,the quantization step, or the value of the least-significant-bit (LSB)
is then given by A = 2/(2n1).The error e is completely defined by the input, but if
the input changes randomly between samples by amounts comparable with or greater than
A, and without saturating the quantizer, then e is largely a random variable uniformly
distributed in the range ±A/2.Under these assumptions the mean-square value of e, i.e.
the power of the quantization error is given byAT, = Ae
2
ue
12
-1
(2.2)
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Through simple calculations, the peak signal-to-noise ratio (SNR) of an ideal n-bit linear
quantizer with a full-scale sine-wave input can be found to be approximately 6n dB.
Notice that the above consideration remains applicable to a 2-level (single-bit)
quantizer, as illustrated in Figure 2.1 (b), but in this case the choice of the gain G is
arbitrary.
In conventional Nyquist rate ADCs or DACs. higher resolution is achieved by
using smaller step sizes (i.e. increasing n), which requires precisely matched analog
components. As a result, the practical limit with current (untrimmed) circuit techniques is
about 14 bits of resolution. Trimmed circuits can achieve 16 or more bits of resolution,
but are expensive. In a Nyquist rate ADC or DAC, precision analog circuits, such as high-
gain op amps, linear integrators, etc., have no opportunity to exert their power because a
complete conversion must be performed in every clock period.
2.1.2 Oversampling in Quantization
Oversampling [1, 2] is simply the process of sampling faster than the Nyquist
criterion requires. If the signal occupies the band from DC to fB and the sampling rate is
fs, the oversampling ratio (OSR) R is defined as R = fs/(2fB). Oversampling eases the
anti-alias filter design since a wide transition band is created by the increased separation
between the signal band and its first alias. For quantizers with broadband quantization
noise, oversampling also reduces the amount of in-band quantization noise. This allows
the conversion to be more accurate than the resolution of the quantizer. Specifically, each6
octave increase in the OSR results an increase in resolution of 3 dB (0.5 bit). As the next
section will show, AZ modulation improves significantly on this trade-off.
2.2 First-Order Delta-Sigma Modulator
A1st-order lowpass AZ modulator with a single-bit quantizer is shown in
Figure 2.2. Since the loop contains two operations: subtraction ("s") of the fed back
output signal from the input signal and integration ("E") of the differences, it is called a
"delta-sigma" modulator. The modulator works in the following way: if an error is
introduced at the quantizer at one time step, it will be subtracted from the next output so
that the output tracks the input at low frequencies. From a system level point of view, the
negative feedback forces the DC value of the modulator output, v, to be the same as the
input signal, u, so that the integrator, which otherwise would be unstable, sees an input
with zero DC content. Therefore, a 1 st -order AZ modulator has ideally unlimited
resolution for DC signals.
The z-domain description of the system is
V(z) =U(z) + (1 z-1)E(z), (2.3)
Figure 2.2: A first-order single-bit AZ modulator.7
where v(n) is a discrete-time 2-level signal, and E is the quantization error [17].
According to Eq. (2.3), the quantization error is frequency-shaped by the function
H(z) = 1z -1. H(z) is called the noise transfer function (NTF) which, in this example,
has a zero at DC and thus suppresses the quantization noise in the vicinity of DC.
Likewise, the input signal U is also frequency-shaped by a function called signal transfer
function (STF) G(z) which is simply z-1 in this example. An STF can be viewed as the
signal gain of the modulator and should be unity or a constant within the-band-of-
interest. The spectrum of the output of MOD1 in Figure 2.3 clearly shows the shaping of
the quantization noise.
Assuming that E is white with power 6e2, the in-band noise power is given as
0
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Figure 2.3: (a) The frequency response of 1-z-1,and (b) the simulated spectrum
of first-order AZ modulator with sine-wave input shows the shaping of
quantization noise.8
where R is the OSR. If E is uniformly distributed in [-1, 1],according to Eq. (2.2),
62
A2
= =
Eq. (2.4) predicts that an octave (factor of two) increase in R will increase the SNR
by 9 dB. In principle, the in-band noise can be made as small as desired, simply by making
R large enough. Thus, 1st-order A/ modulators have potentially unlimited accuracy,
independent of component matching and many other idealities. In general, the resolution
of a AE converter is improved by clocking faster (which is easy) and not by making larger,
more sensitive analog circuitry (which is hard).
An important property of single-bit modulators is what is often referred to as
"inherent linearity" [18]. This property comes from the fact that the input-output transfer
curve of any static two-level DAC can be modeled exactly by a straight line joining the
two points on the curve. A binary DAC is therefore ideal and cannot introduce errors other
than simple offset and gain errors. These errors do not introduce distortion and the
conversion is "linear."
The primary disadvantage of lst-order A/ modulators is that a high oversampling
ratio is needed to achieve high resolution. For example, if we want 16-bit resolution, the
oversampling ratio must be about 1500. Except for very low-frequency applications, a
high oversampling ratio leads to a high sampling frequency and thus difficulties in
implementation. As the next section will show, the oversampling ratio required to achieve
a given resolution can be made smaller if higher-order A/ modulators are used.9
2.3 High Order Delta-Sigma Modulators
Figure 2.4 shows a general model of a Al modulator followed by a decimation
filter. The modulator consists of three parts: a loop filter, a quantizer and a feedback DAC.
Modeling the quantizer with V = Y + E, the output of the modulator is
V(z) = G(z) U(z) + H(z)E(z), (2.5)
where G(z) and H(z) are the STF and the NTF, respectively, of the modulator. To
achieve spectral separation between signal and noise, the STF must be approximately
one in the band of interest whereas the NTF must be approximately zero. The decimation
filter eliminates the out-of-band noise and downsamples the signal to the Nyquist rate.
Decimation is beyond the scope of this thesis, and will not be discussed further.
The NTF of the1st-order zIE modulator discussed in the previous section has a
zero at DC and thus suppresses the quantization noise in the vicinity of DC by a first-order
U G"0
Loop Filter
H-1
E
Quantizer
V=GU+HE
AZ Modulator
<DAC
-fs/2 4/2
Decimation
Filter
Figure 2.4: A general AZ modulator.
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filtering. More aggressive suppression of the in-band quantization noise can be achieved
by constructing higher order NTFs which place more than one zero at DC. Figure 2.5
shows a simple 2nd-order Al modulator. The loop filter consists of two integrators in
cascade. The feedback DAC is omitted for the sake of simplicity. The output of the
modulator is
V(z) = z-1 U(z) + (1 z-1)2E(z), (2.6)
so the NTF is H(z) = (1z-1 )2 ; H(z) has two zeros at DC. Assuming that E is white
with power .zr,,the in-band noise power is then given as
2n 2 4
Gen e
111(ej")12d0) 0 ic0 5R5
(2.7)
Eq. (2.7) predicts that an octave (factor of two) increase in R will increase the SNR by
15 dB, which, compared with the 1St -order AI modulator, is a 6 dB/octave improvement.
Even higher order modulators can be built by employing higher order NTFs. Also,
the positions of the zeros in high order NTFs do not need to be all at DC. Certain loop
filter coefficients can be chosen to split the zeros around DC to optimize the in-band NTF
response.
0 0 0
Quantizer
Figure 2.5: Second-order AZ modulator.11
In deriving the transfer functions, the quantizer was modeled as v = y + e. This
allows the quantizer, a nonlinear system, to be treated as a linear system with independent
inputs y and e. Note that e and y are in reality functionally related and therefore not
independent. For linear systems with stable transfer functions, the output and the internal
states are bounded if the input is bounded. However, the same cannot be said for Al
modulators with stable signal and noise transfer functions, because e is not a real input
e is derived from y, in a nonlinear way. It is possible for G(z) and H(z) to be stable and
yet result in a modulator with unbounded internal states. For a1St-order modulator, it is
easy to show [18] that if lul 5_ 1, then the state y is bounded with lel1. But for higher-
order modulators, the stability issue is much more complicated [19-27].
2.4 Bandpass Delta-Sigma Modulators
A lowpass A.1 modulator places NTF zeros near co = 0 in order to null
quantization noise in a narrow band around DC. Noise-shaping can be extended to the
bandpass case simply by placing the NTF zeros at a non-zero frequency coo.Quantization
noise is then suppressed in a narrow band around coo, and the output bit-stream accurately
represents the input signal in this narrow band. A system which achieves this result is
called a bandpass AZ modulator [28 -30]. Figure 2.6 compares the pole/zero locations of
a lowpass NTF and a bandpass NTF.
A conceptual diagram of a bandpass AI ADC is given in Figure 2.7. A
narrowband analog input is converted directly to a 1 bit oversampled digital signal with
noise-shaping around the passband. The decimation filter suppresses the out-of-band
quantization noise and downsamples the filtered signal to a baseband digital signal.12
The obvious advantage of a bandpass AZ modulator is that the sampling frequency
is only several times (27c/(00) greater than the signal center frequency w0. A direct
implementation of lowpass AZ modulator for an intermediate-frequency (IF) or radio-
frequency (RF) narrow band signal would result in a sampling rate which is much higher
than that required by a bandpass modulator.
Bandpass AZ modulators are most attractive for the conversion of high-frequency
narrowband signals to digital form [28-32]. However, in such applications, discrete-time
CO =
b) Bandpass
Figure 2.6: The passbands and pole/zero locations of the noise transfer functions
for (a) lowpass and (b) bandpass AZ modulation.
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Figure 2.7: A diagram of a bandpass AZ ADC.13
modulators must sample fast-slewing signals and will therefore require a sample-and-hold
circuit with low aperture error.
2.5 Multi-bit Delta-Sigma Modulator
Although most AE modulatorsinproductiontoday employsingle-bit
quantization, the discussions in the previous sections can be applied to systems with
multi-bit quantizers. The same lst-order, high-order, and bandpass modulation structures
can be realized with multiple quantization levels. The advantage is obvious: since the
quantization step 4 in Eq. (2.2) is now smaller, the overall power of the quantization error
2is reduced. Therefore, higher resolution can be achieved. From another point of view,
since the noise level is lower, there is now more room for us to expand the signal
bandwidth by decreasing the OSR while at same time maintaining the same resolution.
The stability is also improved. This improvement in the stability makes higher-order and
more aggressive NTFs feasible. Furthermore, the design of the decimation filter after a
multi-bit AE ADC or the analog reconstruction filter after a DAC is eased and can have a
lower order since the out-of-band noise floor is lower. In other words, the unfiltered
output more closely resembles the desired output in the multi-bit case. Also, in a DAC
system the slew rate requirements of the analog output stage can be relaxed and the system
has better immunity to edge jitter due to smaller output steps. Lastly, in an ADC system
where the loop filter processes the difference between the input and the fed-back output,
loop filter linearity is much less of a problem with multi-bit feedback since the difference
signal is small. A more subtle advantage of multi-bit quantization is that it helps to whiten
the quantization noise so that the modulator suffers less from tone problems.
Despite all these advantages, there is one major obstacle which stands in the way
of using multi-bit quantizers in Al modulators: DAC nonlinearity. Figure 2.8 shows how14
DAC non-idealities (D) affect AE modulators. In a AE ADC system, D is frequency-
shaped by (H1).Since the NTF H has to be approximately zero within the band-of-
interest in order to attenuate the quantization error E, D can not be suppressed at the same
frequencies. In a AE DAC system, non-idealities in the DAC are equivalent to noise added
directly to the output. Therefore, DAC mismatch errors can easily be the performance-
limiting factors in a AZ ADC or DAC. On the other hand, a binary DAC is "inherently
linear" and so does not require precise component matching. That is why single-bit
quantizers became so popular that many people misunderstood it as a peculiarity of AE
modulation and proudly printed "1-bit DAC" on their products.
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Figure 2.8: A multi-bit AE modulator.15
2.6 Existing Dynamic Matching Schemes
The powerful incentives for using multi-bit AZ modulators have led a number of
researchers to employ such technologies as laser trimming, digital calibration [9], and
dynamic element-matching [4-8] [10-16] [33-37] to combat the problems caused by
component mismatch. This thesis focuses on developing dynamic element-matching
schemes. Some of the existing dynamic matching architectures are introduced in the
following sections.
2.6.1 Parallel Single-Bit Modulators
The most straight-forward way of making an m-level AZ DAC insensitive to
element mismatch is to use m parallel single-bit modulators to drive m one-bit DACs, as
shown in Figure 2.9. The output of the system (neglecting DC offsets) is
digital
input
VD(Z) = KU(z) + H(z)(Ei(z)++ Em(z)) (2.8)
Binary
AZ
Modulator
r
I
Binary
AZ
Modulator
V2
Element
#1
Element
#2
I
Binary
AZ
Modulator
vm
Element
#m
Digital System Unit-Element DAC
analog
output
VD
Figure 2.9: Multi-level A DAC using parallel 1-bit modulators.16
where K is the sum of the gains of the m binary DACs, and the E's are the quantization
errors introduced by each modulator. This system shows that DAC errors can be rendered
harmless. Other than that, the architecture does not seem to be very useful because it can
hardly be called a "multi-bit" modulator. It duplicates the same branches, puts them in
parallel, and then sums up their outputs. By doing so, it actually ends up with nothing but
higher power consumption and larger chip area. From the frequency domain, it is more
clear because all it does is add m 1-bit spectra together. By nature, it is still a single-bit
modulator.
2.6.2 Element Randomization [4-6]
There are many element-matching schemes today. Although some may not use the
term, they all fall under what is called "dynamic element-matching" [6] in this thesis,
because they all try to attenuate element mismatch errors by using some algorithm to
select among equivalent elements when constructing the analog representation of a given
code. Perhaps the first dynamic matching idea was simply to randomly pick the elements
to use [4]. Figure 2.10 shows a unit-element-randomization structure, namely a butterfly
shuffler which is constructed with swapper cells [6, 15]. As will be discussed in later
sections, the butterfly shuffler can be used to noise-shape the mismatch errors if a certain
noise-shaping logic is designed to control the swappers. Random selection whitens the
spectrum of the mismatch-induced error, but does not provide spectral shaping of the
DAC errors.
2.6.3 Individual Level Averaging [7, 8]
In 1992, Leung proposed the individual level averaging approach [7]. Each time
a certain input code appears, the unit-element DAC tries to construct the analog output
using a different set of elements. After all the patterns are explored, the operation resets17
and iterates. It was found that this approach not only reduced the harmonic distortion
introduced by the DAC mismatch errors but also moved some of the error energy from
low frequencies to high frequencies. Although the technique proved to be less effective
than later schemes, it is one of the earliest demonstrations that the mismatch noise can be
spectrally shaped. An important feature of a unit-element DAC, namely that the average
of the analog output over all element permutations is error-free, was the key to this
algorithm.
2.6.4 First-Order Mismatch-Shaping Architectures [ 1 0-15]
Two efficient mismatch-shaping schemes will be introduced in this section. They
both demonstrate 1St -order lowpass mismatch-shaping.
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Figure 2.10:An 8-element DAC driven by a butterfly shuffler.
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The first scheme is based on the butterfly shuffler introduced in Section 2.6.2. By
making the swapper cells into finite-state-machines which seek to equalize the activity of
their outputs, Adams and Kwan found that mismatch errors in the DAC become lst-order-
shaped [15]. A 1St -order mismatch-shaping swapper cell is shown in Figure 2.11. The
truth table of the swapper is shown below. A detailed analysis will be given in Chapter 3.
Table 2.1: 1St -order mismatch-shaping swapper truth table.
x1 xo CNTO-CNT1 S New CNTO-CNT1
0 0 0 x
0 0 1 x 1
0 1 0 1 1
0 1 1 0 0
1 0 0 0 1
1 0 1 1 0
1 1 0 x 0
1 1 1 x 1
Xi
CK
Yo
V
1's counter
(Integrator)
1's counter
(Integrator)
Y-1 CKt
V
xo x1Swap/No_swapLogic CNTO CNT1
tCK
Figure 2.11:A 1St -order mismatch-shaping swapper.19
Another highly practical scheme which results in1st-order shaped mismatch
errors is the element rotation scheme [10-14]. To illustrate this algorithm, an 8-element
DAC example is shown in Figure 2.12. When choosing the DAC elements to construct an
analog output, the algorithm starts from the "next" element instead of always starting
from the very first element (say, element 1) as a conventional DAC does. For example, as
shown in Figure 2.12, since it stopped at element 4 after finishing with the first input
code, it starts from element 5 when the second code comes in. When the end of the
element array (i.e. element 8 in the example) is reached, the algorithm wraps around to
element 1. A conceptual explanation of the element rotation scheme is shown in the left
part of Figure 2.12. Evidently, VD(z) = KV(z) + ( 1z-1)D(z),where K is the DAC
gain, so DAC errors are 1st -order shaped. To see how this result emerges, imagine there
is a DAC with infinite number of elements. Each time when a digital input code v(n)
comes in, the integrator which precedes the DAC will activate v(n) more elements starting
from where it stopped previously, while the differentiator will deactivate the previous
elements at the same time. Merging these two operations together and stacking a real
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Figure 2.12:1st-order mismatch-shaping with element rotation scheme.
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DAC's elements end-to-end, we then end up with the element rotation scheme. This
scheme is very hardware-efficient.
Both of the schemes discussed in this section demonstrate 1St -order lowpass
mismatch-shaping.
2.6.5 General Mismatch-Shaping Architectures [16, 33, 34, 35]
After 1st-order shaping was demonstrated, the question, "Are there any schemes
capable of high-order or bandpass mismatch-shaping?" springs immediately to mind. The
answer is "yes." Two general mismatch-shaping DAC architectures are introduced in the
following paragraphs.
Figure 2.13 shows the block diagram of a general element-selection logic (ESL)
[16, 33]. The bold font and the thick lines in the diagram represent m-dimensional vectors.
Each element in sv is a 1-bit number (i.e. either "1" or "0"), while the word-length of the
elements in se and sy are in general larger. The "vector quantizer" quantizes sy to sv in
r
DSM Outputv(n)
ESL
su sY vectorsv
quantizer
vd(n)
m-element
Figure 2.13:A mismatch-shaping DAC with an ESL analogous to AZ modulation.21
such a way that the distance between the two vectors is minimized, with the restriction
that the sum of the elements in sv equals v(n). The analog output of the DAC is given by
VD(z) = V(z) + H(z)(SE(z)de). (2.9)
where de is an m-element vector containing the difference between the actual value and
the ideal value of each element. By properly choosing a mismatch transfer function
(MTF) H(z) which yields a bounded se sequence, higher order and bandpass mismatch-
shaping can be achieved. If H(z) = 1z1, thesystem is equivalent to the element
rotation scheme. More detailed discussions will be given in Chapter 3.
Another scheme capable of arbitrary mismatch-shaping is the tree-structure
shuffler presented by Galton [34, 35]. As shown in Figure 2.14, a 2n-element DAC can be
recursively decomposed into pairs of sub-DACs until the sub-DACs are reduced to the
binary case. Notice that in the binary case, this structure is equivalent to the swapper
described in Section 2.6.4. At each level of recursion the signal splitters are driven by AI
sequences in the way shown in the bottom of the diagram. Assume that the digital input
signal v0(n) to the decomposed system shown in Figure 2.14 can be written as some
desired signal v(n) plus a (bounded) error term which is shaped by a transfer function
H(z), i.e. V0(z) = V(z) + H(z)E0(z). Suppose the shaped sequence which drives the signal
splitter can be described as H(z)E1(z) (the el sequence is assumed to be bounded). Thus,
the signals which drive the two sub-DACs are V1 ,2(z) = V(z)/2 + H(z)(E0(z)-±Ei(z))/2 and
are therefore of the same form as that supposed originally. Applying induction, we
conclude that the sequences which drive the unit-elements (i.e. binary DACs) are AI
sequences. Thus the DAC output, neglecting DC offsets, is
VD(z) = (1 + D)V(z) + H(z)ED(z), (2.10)
where D is the average of the element errors and ED(z) is a linear combination of the
E,(z) signals with weighting factors that are themselves linear combinations of theDigital 4
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Figure 2.14:Mismatch-shaping DAC using tree-structure shuffler.23
element errors. Assuming the eD sequence is bounded, Eq. (2.10) shows that the DAC
output consists of the ideal output (multiplied by a scaling factor) plus a noise-shaped
error term.
Also shown in Figure 2.14 is a shaped sequence generator structure presented in
[34, 35] but drawn in a more general form here. Similar to the other structure mentioned
earlier in this section, a delta-sigma loop with zero input is used to generate the shaped
sequence. The equivalent quantizer block in the loop imposes certain constraints which
force the signal splitter to split the input signal in such a way that no overflow will occur.
These constraints are the sources which introduce the selection errors Ei, and hence are
the key factors in determining the loop's stability.
Both of the DAC architectures introduced in this section have demonstrated high-
order and bandpass mismatch-shaping in simulation. More details will be discussed in the
next chapter.
2.7 Conclusions
AZ modulation basics and some of the existing mismatch-shaping schemes were
reviewed and discussed in this chapter. By combining these techniques, high-
performance multi-bit AE modulators can be constructed.24
Chapter 3. Element-Mismatch-Shaping Architectures
This chapter takes a closer look at some mismatch-shaping architectures.
Comparisons between the delta-sigma ESL and the tree-shuffler are made using
simulations and analytical techniques. A design of the vector quantizer and a revised
delta-sigma ESL are proposed, and a butterfly shuffler architecture capable of high-order/
bandpass mismatch-shaping is presented.
3.1 Comparison between Delta-Sigma ESL and Tree Shuffler
Simulations were done to compare the delta-sigma ESL and the tree shuffler. A
17-level modulator with a 4th-order lowpass NTF optimized for OSR = 16 whose
infinity norm is 4 is used in the comparisons. The modulator is driven by a sine wave input
situated at 1/4 of the band-of-interest with a magnitude of 3/4 of full-scale. The modulator
output v is shuffled by the mismatch-shaping logic and then converted to analog form by
a 16-element DAC whose element values have a standard deviation of 0.5%. As shown in
Figure 3.1, with an OSR of 16, the SNR is reduced from 104 dB in the ideal case to 71 dB
without any dynamic matching effort, and the 2hd- and 3rd-order harmonics are both
around 80 dB below the signal tone.
With first-order mismatch-shaping, great improvements are obtained, with both
structures yielding similar performance. Figure 3.2 shows that the SNR is improved to
93 dB, and the 2nd- and 3rd-order harmonics are below -100 dB. The 20 dB/decade slope
of the noise floor is consistent with the fact that the MTF is first-order.
Shown in Figure 3.3 are the spectra for second-order mismatch-shaping using
z 22z + 1 these two competing architectures. The2nd-order MTF H(z) = that was
z2 1.25z + 0.5
simulated with the tree shuffler in [34, 35] is used in both schemes here. The delta-sigma25
ESL yields an SNR of 92 dB, while the SNR of the tree shuffler is only 81 dB. The
harmonics in both spectra are merged into the noise floor and hence invisible. The number
of element permutations for the tree shuffler is much less than 2m, whereas a delta-sigma
ESL can, in principle, select any of the 2m permutations. Therefore, the selection errors
E1 introduced by the "equivalent quantizer" in the shaped sequence generator of the tree
shuffler (shown in Figure 2.14) are relatively large with high-order MTFs. On the other
hand, the delta-sigma ESL is open to all the possible element selection patterns, and the
selection error SE (refer to Figure 2.13 and Eq. (2.9)) is minimized by the vector
quantizer which takes the entire set of elements into account simultaneously. Therefore,
the delta-sigma ESL tends to be more stable than the tree shuffler because there are less
selection errors introduced. More aggressive MTFs can be tolerated by the delta-sigma
ESL.
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Figure 3.1: SNR and spectra of a 4th-order 17-level delta-sigma DAC with (a)
an ideal DAC and (b) a 16-element DAC possessing 0.5% mismatch.26
To demonstrate the theory, the delta-sigma ESL is simulated with an MTF
optimized at OSR = 16 whose infinity norm is 1.8, and the SNR improves to 97 dB, out-
performing the first-order mismatch-shaping schemes even at this low OSR, while the
tree shuffler is not stable with this optimized MTF and does not demonstrate any
mismatch-shaping.
In terms of implementation complexity, the delta-sigma ESL is very hardware-
efficient in the first-order case because it can be reduced to the element rotation scheme.
For higher-order mismatch-shaping, both the swapper and delta-sigma ESL architectures
are very complicated because multiple delta-sigma loop filters are needed to implement
ESLs and "signal splitters." Although the number of these delta-sigma loops are nearly
the same in both cases (m parallel loops in a delta-sigma ESL and (m-1) in the tree shuffler
0
-20
-40
-60
-100
-120
-140
-160
20 dB/decade
BW = 0.03125
-180
10-4
Normalized Frequency (fs = 1)
10°
Figure 3.2: SNR and spectra of a 4th-order 17-level delta-sigma DAC with 1st-
order mismatch-shaping using (a) tree-structure shuffler, (b) delta-sigma-like ESL.27
to drive an m-element DAC), the loop filters in the early stages of a tree shuffler tend to
require longer word-lengths. Also, extra logic is needed to implement the "equivalent
quantizers" in a tree shuffler. However, it is hard to claim that high order delta-sigma
ESLs are any simpler because complicated sorting circuits are needed to realize the vector
quantizer. The hardware costs for the vector quantizer can be reduced by employing
incomplete sorting algorithms [37, 38]. This, however will increase selection errors and
degrade performance somewhat. Another minor advantage of the delta-sigma ESL is that
it can drive any number of elements, while the tree structure requires the number of DAC
elements to be a power of 2.
The discussion in this section concludes that, by producing less selection errors,
delta-sigma ESLs tolerate more aggressive MTFs and can provide better performance in
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Figure 3.3: SNR and spectra of a 4th-order 17-level delta-sigma DAC with 2nd-
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high order mismatch-shaping than tree shufflers. However, both architectures are very
complicated when high order MTFs are used.
3.2 Delta-Sigma ESL
The delta-sigma ESL architecture is discussed in the following sections. A design
of the vector quantizer and a revised delta-sigma ESL are also presented.
3.2.1 A Study on the Delta-Sigma ESL
For easy reference, the system diagram of a mismatch-shaping DAC with a delta-
sigma ESL previously shown in Figure 2.13 is re-drawn in Figure 3.4. As shown in the
diagram, de is an m-element vector whose components are the element errors dei. Since
the element errors are defined as the difference between the actual element values and the
average of all element values, the sum of the element errors is zero:
r
dei =[11...1]de = 0.
i =1
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Figure 3.4: A mismatch-shaping DAC with an ESL analogous to AI modulation.29
Since the sum of all the elements in the selection vector sv is equal to the value of the
DAC input v, the analog output of the DAC can be described as:
VD(z)= SV(z)([AA... +de)= AV(z) + SV(z) de (3.2)
whereA isthe DAC gain (i.e. the average of all element values). The first term in
Eq.(3.2)represents the signal and the shaped quantization errors, while the second term
represents the DAC mismatch error, which is the focus of the discussion here.
By noticing that the ESL in Figure3.4 issimply a vector version of the error feed-
back structure of a delta-sigma modulator[2],we immediately write that:
S V(z) = SU(z) [1 + H2(z)SE(z). (3.3)
Therefore, the DAC error at the output can be written as:
ED(z) = SV(z)de = SU(z) (3.4) [1... 9de + H2(z)SE(z)de.
Substituting Eq.(3.1)into Eq.(3.4),we have:
ED(z)= H2(z)SE(z)de, (3.5)
where H2(z) is known, andde isan unknown vector with constant components for a
given DAC. However, an analytical representation ofse issomewhat hard to derive. A
spectrum of one of thesecomponents obtained from the simulation of the best perform-
ing system described in Section3.1(i.e. 4th-order modulator with 2nd-order optimized
delta-sigma ESL) is shown in Figure3.5.The spectra of the othersecomponents are
almost the same. Except for the signal tone and the 2nd-order harmonic, the rest of the
spectrum is nearly white. The tone at the signal frequency usually does no harm to the
DAC (it gives rise to a gain error), whereas the 2nd-order harmonic must be dealt with
separately. Taking these two bins out of the spectrum, we derive a new vector seN whose
components can be treated as white noise which are the causes of the mismatch noise30
described by Eq. (3.5). Assuming that the components of seN are uncorrelated and white
with rms values of use,the corresponding noise spectral density is:
L
1112(ejw)12Gs2ed SDN(W) =
IT
x"e
2IH2(e/(0)12asemade
= 1 It
(3.6)
i where Ede is the mean-square value of the m element errors. The in-band noise power at
the DAC output can then be written as:
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where Gi and62 are the rms values of H1 (NTF) and H2 (MTF) in the band of interest,
respectively. Due to difficulties in calculating GseN analytically, simulation is the main
approach to estimate the SNR and to verify the stability of the system. Simulations with
second-order MTFs appear to yield bounded state variables, while it is likewise easy to
show that with higher order algorithms, the element selection logic is unstable.
Eq. (3.7) shows that the resolution of the DAC can be improved by reducinguse '
the rms value of the selection error, as well as by the more obvious methods of reducing
the element mismatch and optimizing the MTF. Enabling the DAC elements which
correspond to the v(n) largest components ofsy(n)minimizes the norm of these(n)vector,
and thus helps to keep signals finite. Since the priorities of the elements are obtained by
sorting the components ofsy(n),no difference will be made by alternative choices for su
as long as it is a scalar. Settingsu(n)to the negative of the minimum value of the output
of the H2(z)-1 block removes commonality in thesy(n)vector and helps to keep the
components of sy finite and positive. According to Eq. (3.4), it is unlikely that ED can be
further reduced by generating a vectorsu(n)instead of using a scalarsu(n)because it will
make the first term non-zero, unless doing so can somehow cause these(n)sequence to
have a smaller6Vector quantizers with other algorithms producing smaller use might
also exist.
3.2.2 A Design of a Vector Quantizer
All blocks in the delta-sigma ESL shown in Figure 3.4 can be implemented with
simple digital logic and normal digital filter structures, except for the vector quantizer. In
the software version, the vector quantizer completely sorts the components ofsy(n)in
order to choose which elements to enable. Performing this operation in hardware requires
complicated circuits, one of which is presented in this section.32
A vector quantizer capable of sorting a 16-component sy(n) vector within a single
clock cycle is shown in Figure 3.6. Each sy(n) component is assumed to be 3 bits wide.
According to simulations, 3 bits should be enough to prevent overflow. Also notice that,
since su(n) is set to the negative of the minimum value of the output of the H2(z)-1 block,
all the sy(n) components are positive at the input of the vector quantizer. The output of the
quantizer is the sv(n) vector containing 16 single-bit components that are used to drive a
16-element DAC which is not shown.
The first stage in the quantizer is a layer of 16 1-of-8 decoders. Each takes a 3-bit
component of sy(n) and translates it to an 8-bit word with only one of the bits equal to "1"
based on the truth table shown below. Each component of sy is assigned to one of 8
Table 3.1:1-of-8 decoder truth table.
Sy S.11,8-1
000 10000000
001 01 000000
010 001 00000
011 0001 0000
100 00001 000
101 00000100
110 00000010
111 00000001
priorities with syo = 1 standing for the first priority and syi,g = 1 standing for the last
priority.SY16
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The second stage is a layer of 8 "operator" boxes. Each boxes handles a certain
priority level. The 16 "first priority bits" from the output of the decoder stage are wired
to the right-most box, "operator #1", and the "second priority bits" are connected to
"operator #2", etc. The structure of one of the "operators" is shown at the bottom of
Figure 3.6. The name "operator" was chosen because each box contains a set of switches
and makes connections between lines in a manner similar to what a telephone operator
does. Carried in from the right side of the ith box is a variable ci with the same word-
length as that of the delta-sigma modulator output (namely, the DAC input) v. For
"operator #1", ci = v. This variable ripples through the box from right to left. Each time a
"priority" bit whose value has been set to "1" is switched to the next level by the box, the
variable decrements by 1 until the count hits zero. A "priority" bit will be switched to the
next level only when the corresponding carry variable is positive.
Several simplifications to the "operators" are possible. First, if the output bits of
the "operators" are tied to "0" by default, then switching "priority" bits with zero values
is no longer necessary. Therefore, simple control logic can be add to each cell inside an
"operator" box to bypass the cell whenever the "priority" bit is zero so that the ripple can
be accelerated. Also, the carry to each of the "operators" can be pre-calculated so that the
waiting time among the "operators" is reduced. Secondly, the "operator" chain can be
broken to smaller segments and mapping tables can be used to substitute the adders and,
at the same time, to integrate the ideas above mentioned, so that both the speed and the
hardware efficiency can be improved.
The last layer in the proposed vector quantizer are 16 8-input OR gates. Each gate
drives a DAC element. If one of the input signals to an OR gate is high, the corresponding
DAC element will be turned on.35
The hierarchical structure of the vector quantizer makes it perfect for VLSI
implementation. Unfortunately, it is also complicated and slow. The longest path contains
(2k + n+ 2) gate delays, where k is the word-length of the sy components and n is the
word-length of the DAC input v. Great simplification can be done by reducing the word-
length of the input sy components. Every reduction of 1 bit cuts the hardware by 50%.
This, however, might result in incomplete sorting and introduce additional errors that
must be counted as part of the se errors.
3.2.3 A Revised Delta-Sigma ESL
As mention earlier, the output sv vector generated by a delta-sigma ESL such as
that shown in Figure 3.4 contains m 1-bit components. Each component is used to drive
an individual unit DAC element. When sy(n) is quantized to sv(n), no matter how big a sy
component may be, the best the vector quantizer can do is to quantize it to "1" because
there is only one corresponding component can be activated. Should each sv component
control more than one element, or if each element can be turned on more than once within
one clock cycle, multi-level quantization of sy would then be possible and the selection
error se could be reduced.
One example DAC which tries this idea is shown in Figure 3.7. The elements in
the m-element DAC are grouped in pairs with each pair driven by a sv component. The
ESL that generates sv has the same structure as that shown in Figure 3.4, except that the
sizes of all the vectors are reduced by half. sv now has three values: "0", "1" and "2".
When choosing the elements inside a pair, the element rotation strategy (which gives 1st-
order mismatch-shaping inside the pair) is used. Simulations with the same DAC used in
Section 3.1 show that the SNR with a 1St -order MTF is 84 dB, and 83 dB with the
optimized 2nd-order MTF. The improvements are not as big as those of the original delta-36
sigma ESLs. The reason is that, inside each pair, the two elements are not perfectly
matched.
To fight against the mismatch inside each element sub-group, careful layout is
needed to match the elements inside a group. However, less effort is needed to match the
whole element array because the mismatch errors among the sub-groups are taken care of
by the ESL, and matching on the layout of a small number of local cells is relatively easy.
Instead of dividing elements into small groups, another way to overcome this "internal"
error term is to use sub-clocks, i.e. to divide the main clock cycle to multiple sub-periods,
so that each element can be turned on more than one time within a main clock cycle. The
trade-offs are more delicate clock circuits and a slower maximum sampling frequency. To
prove these ideas, the elements in the DAC previously used are again grouped in pairs,
then the average value of each pair is calculated and re-assigned to the both element inside
the pair. With the optimized 2nd-order MTF, an SNR of 96 dB is achieved. Some
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Figure 3.7: Unit-element DAC with the elements grouped in pairs.37
simulation results are shown in Figure 3.8. The harmonics are part of the unshaped curve.
Both mismatch-shaping schemes shown in the picture produce no visible harmonics.
This revised delta-sigma ESL also reduces the number of delta-sigma loops and
the size of the vector quantizer by half if sv controls 3-level DAC arrays, and can save
more if sv drives sub-DACs with even more levels. However, the control logic inside the
vector quantizer gets more complicated with a increased number of sub-DAC levels.
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Figure 3.8: SNR and spectra of a 4th-order 17-level delta-sigma DAC
using (a) no mismatch-shaping with internally matched element pairs,
(b) revised 2nd-order optimized delta-sigma ESL driving internally
mismatched element pairs and (c) revised 2nd-order optimized delta-
sigma ESL driving internally matched element pairs.38
3.3 Butterfly Shuffler
In the following sections, a new scheme capable of "arbitrary" mismatch shaping
based on the existing butterfly shufflers is presented. The modeling and analysis method
combines partly the features of Adams' [15], Schreier's [16], [33] and Galton's [34], [35]
work. A 2nd-order bandpass noise-shaping swapper is given as an example along with a
1st -order lowpass example which has been proven to be equivalent to Adams and Kwan's
scheme. Comparisons with the delta-sigma ESL architecture are given last.
3.3.1 Modeling a Swapper
Figure 3.9 shows a swapper cell whose functionality is defined as:
yo= xoandy1 = x1 if S = 1,
yo = x1 and y = xo if S = 1 . (3.8)
Eq. (3.8) can be written in a mathematical form:
xo + xo
Yo= S2
xo+xlxoxl
y1=2 S2
From Eq. (3.9), it is easy to derive that:
(y0y1) = s(xox1)
X0
mo,Yo
Xi Yi
Figure 3.9: A swapper cell.
(3.9)
(3.10)39
A swapper cell is a single stage butterfly shuffler which can be used to drivea 2-
element (1.5-bit) DAC. Assume the DAC elements deviate from the mean value A of the
two elements by eo and e 1,respectively. (Note that by this definition, eo + e1= 0 .) The
DAC output can then be written as:
(lout =A(yo + yi) + eoyo + eiyi. (3.11)
Substituting Eq. (3.9) into Eq. (3.11), we have:
a
eoel
= A(x0+ x 1) + S(xx1, out 0 2 (3.12)
Eq. (3.12) shows that the mismatch in the DAC elements introduces an error term
S(x0 x1)
e0ei e 0e
,where is constant for a given DAC.
According to Eq. (3.10), if (yoy1) is a nth-order shaped sequence, the error term
of Eq. (3.12) will be nth-order shaped, and the DAC output can be written in the form:
clout =(Gain x Input_Signal) + (n -Order_Shaped_Sequence).
The conclusion is that, if the two output signals of a swapper are such that their differ-
ence is a nth-order shaped sequence, then the error caused by the element mismatch of a
2-element DAC which is driven by the swapper is nth-order shaped. In this sense, the 3-
level butterfly shuffler is very similar to tree shuffler discussed earlier.
3.3.2 Modeling a Butterfly Shuffler
A 2-stage butterfly shuffler is illustrated in Figure 3.10 as an example for
modeling the butterfly shuffler structure based on the swapper model presented above.
The shuffler in Figure 3.10 has two layers, Layer 0 and Layer 1. The first
subscript in the notation denotes the layer number. Using Eq. (3.9), it is easy to write40
xo,o+xo 1cxo, 0 x0 1
xi, o= 2 o, o 2
xo, 0xo, 1 xo, 0xo, 1
x1,1= 2 'Jo, 0 2
x0 2 + x0 3 X0, 2X0, 3
xl 2= 2
+ SO,
1 2
x0, 2 + x0, 3 x0, 2x0, 3 Xi, 3=
2
S0,1
XI Xl, 0XI, 2
2 YO=
, 0+ X1'2
+ SI, 0 2
x1,0 + xi,2
51,0 yi=
2 2
X1, 1xl, 3
Y2=
X1,
1+ xl3
± SI1 2 2
xl, 1 + x1, 3 c,x1, 1x1, 3
y3= 2 '31,1 2
Eq. (3.14) can be further written as
so,1
(3.13)
(3.14)
Figure 3.10: A 2-stage Butterfly Scrambler for driving a 4-element DAC.41
V xo, ox0 1 X0, 2X0, 3
so, SO,
X1, 0X1 2
(3.15)
YO=+ o 4 +
1 4
V X0 0XO 1 Xn, 2X0, 3 c, , ,S
+S1,01, 2
Xi, 0X1, 2
Yl=± oo 0 4 +o,
xo, 0 x0 1 X0, 2XO, 3
o 2
X1, 1XI, 3
Y2= o 0 4 'Jo 4
xo oxo, xo, 2XO, 3
1, 2
1 2 X1,3
S1, Y3= -4-o, o4 0,1 4 1X1,
where v is the DAC input signal which comes from a delta-sigma modulator. From the
discussion in the last section, if the difference of the outputs of each swapper is a shaped
sequence, then the last three terms of each equation in Eq. (3.15) are all shaped
sequences. If yo, y1, y2, y3 are used to drive a 4-element DAC with element mismatch
errors eo , e 1, e2and e3 (eo + ei + e2 + e3 = 0 ), simple algebra similar to that of the
single swapper shows that the mismatch error at the DAC output is:
X0, 2XO, 3)+_ e2e3)
X0, 0x0, 1
4 ed =(so, 4
+(01 0
x1,0-4 x1,2)(e0) + S1,1
1
4
(3.16)
Therefore, as long as the difference of the two output signals of each swapper is a shaped
sequence, the spectrum of ed will have the same shaping.
A similar analysis can be easily carried out on an m-stage butterfly shuffler to
show that the mismatch error term at the output of a 2m-element DAC which is driven by
the shuffler is a linear combination of the differences of all the swapper outputs with
weighting factors that are themselves linear combinations of the element errors. A general
conclusion can be made that, as long as each swapper in the shuffler is controlled in such
a way that the spectrum of its output difference is shaped by a MTF, the errors introduced
by the static element mismatch in a 2m-element DAC which is driven by the shuffler will
be shaped by the same MTF.42
3.3.3 Mismatch-Shaping Swappers and Butterfly Shufflers
After the modeling and discussion of the previous sections, the question to be
answered is: how does one shape the difference between the two outputs of aswapper
with a desired MTF? A mismatch-shaping swapper using a process similar to delta-sigma
modulation provides the answer.
Figure 3.11 illustrates the structure of a mismatch-shaping swapper. At first
glance, it is quite different from the swapper cells drawn before. But if it is viewedas a
black box from the outside, it behaves exactly like any other swapper, i.e. either passesxo
to yo and x1 to yi, or swaps xo to yi and x1 to yo. Inside the box, it is very similar to a delta-
sigma modulator with the input signal set to zero. The only difference is that a logic block
is used to substitute the normal quantizer in a modulator loop. The logic block takes two
1-bit input signals, xo and xi, and produces two 1-bit outputs, yo and Y1, in sucha way that
the difference signal sv = yoy1 is the best approximation to sy given the restriction
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Figure 3.11:A noise-shaping swapper.43
that yo + y1 = x0 + xl. As was the case with the vector quantizer, the logic can be viewed
as a quantizer which quantizes sy to sv introducing a "quantization" error se. This
quantization error is then manipulated by a digital filter with the transfer function
H(z)1 to generate the next sy, where H(z) is the desired MTF. By again noting that
this is the "error feedback" structure of a delta-sigma modulator, we immediately write
the transfer function:
SV(z) = SE(z)H(z). (3.17)
Since the input to the modulator is zero, there is no signal term in the expression forsv.
Assuming se is bounded, then sv (i.e. y0y1 ) is a spectrally shaped sequence.
3.3.4 lst-Order Lowpass Swapper
For the 1St -order MTF H(z) = 1z
-1
,the number of logic states is so limited
that they can be mapped into a simple truth table and implemented with simple digital
logic.
The system diagram and the "quantization" logic truth table is shown in
Figure 3.12. Note that the "quantization" logic (Logic 1) and the adder are all merged into
Logic 2. All the variables are single-bit, except sv which no longer exists in the real
circuit. The system is therefore very simple to implement.
Comparisons between the Logic 2 truth table and Table 2.1 which describes the
swapper operations of the 1St -order mismatch-shaping butterfly shuffler presented by
Adams & Kwan show that the two are exactly the same. Therefore, the idea works in the
1St -order case.44
If combined with the special connection of Robertson's butterfly shuffler structure
[39] so that each individual swapper always sees thermometer-coded input [x0, x1], the
swapping logic can be further simplified. The possible states that can occur are shaded in
the Logic 2 truth table. Among all these states, only the one that is heavily shaded
corresponds to a swapping operation; others are non-swapping cases.
3.3.5 Bandpass Swapper
A bandpass Butterfly Shuffler was designed based on the model of the mismatch-
shaping swapper presented above. The center frequency is designed at2 (i.e. 1/4 of the
sampling frequency). A simple MTF H2(z) = (1 + z
2is used for designing the
shuffler and deriving the truth table.
Xo Xi
sy
Z1
Logic 1
sv = yo - yi
H(z) = (1z1)
Y-1
r
sy
I
L
X0
V V
Logic 2
-se
1
IYi
Table: Logic 2 Truth Table.
xo x1syYo Yi-sesv
0000000
00 1 00 10
0 100 1 1 -1
0 1 1 100 1
1 00 0 1 1 -1
1 0 1 1 00 1
1 10 1 100
1 1 1 1 1 10
Figure 3.12:A 1st -order lowpass noise-shaping swapper.45
Figure 3.13 illustrates the 2nd-order bandpass mismatch-shaping swapper along
with its truth table. Here, sy has three states, and therefore is a 2-bit word. Hence, the truth
table is a little larger than that in the single-bit 1St -order lowpass case. Also notice that a
double-delay block is needed in the bandpass case. Again, this bandpass swapper can be
combined with Robertson's thermometer code shuffler to simplify the logic. The
corresponding cases are shaded in the table. As with the lowpass example, the swapper
only swaps under one particular condition which is heavily shaded in the truth table.
r
X0 x1
Sy
Logic
sv = yoyi
a
X0 X1
Sy
Logic 2
L a
se
H2(z) = 1 + z -2
Table: Logic 2 Truth Table.
xo X1syYoyisesv
0000000
00 100 -10
0 1 00 1 -1 -1
0 1 1 1 00 1
100 1 0 1 1
1 0 1 100 1
1 1 0 1 1 00
1 1 1 1 1 -10
00 -100 10
0 1 -10 1 0 -1
Figure 3.13:A bandpass noise-shaping swapper.46
A delta-sigma DAC system which employs the lowpass and bandpass butterfly
shufflers will be introduced as a design example in the next chapter. More simulation and
performance details can be found there.
3.3.6 Comparisons between the Mismatch-Shaping Butterfly Shuffler and the AI ESL
Performance comparisons are made between the butterfly shuffler and the delta-
sigma ESL using simulations similar to those given Section 3.1. The input v is generated
by the same 4th-order modulator with OSR = 16 as the one in Section 3.1, and the
shufflers' outputs are used to drive the same 16-element DAC.
With the lst-order MTF, the SNR is improved from 71 dB to 87 dB with the
butterfly shuffler. This number, however, is still about 6 dB below what the delta-sigma
ESL and tree shuffler can do. However, the harmonics produced by the butterfly shuffler
are merged into the noise floor and lower than that of the other two schemes. This is due
to the fact that the swappers produce more varied element selection patterns (selected
elements need not be adjacent) and so are less likely to produce periodic selection
patterns. Some of the spectra from the simulations are shown in Figure 3.14. Note that the
harmonic peaks are not part of the spectrum produced by the butterfly-driven DAC; they
are from the curve underneath which corresponds to 1st-order mismatch-shaping with
delta-sigma ESL.
Using the mismatch-shaping swapper architecture in Figure 3.11, butterfly
shufflers with higher order MTFs can be built. However, state variables in higher-order
systems can get large, and more complicated designs are inevitable. Stability is another
limiting factor in high-order systems.47
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Figure 3.14:SNR and spectra of an 4th-order 17-level delta-sigma DAC
with element mismatch-shaping using (a) 1St -order delta-sigma ESL,
(b) lst-order butterfly shuffler and (c) 2'-order butterfly shuffler.48
Z22z + 1 When the same MTF H(z) = as that used in the comparison
z21.25z + 0.5
between the tree shuffler and the delta-sigma ESL in Section 3.1 is chosen, the DAC
driven by the butterfly shuffler demonstrates no mismatch-shaping, indicating that the
noise-shaping loops inside the swappers are not stable. A new 2nd-order MTF with an
infinity norm of 1.2 was synthesized and optimized with OSR = 16.with this second
MTF, the butterfly shuffler is stable and achieves an SNR of 85 dB, which is below that
achieved by a1st-order MTF! This indicates that the selection logic is only barely stable
even with this carefully designed MTF. The output spectrum is also shown in Figure 3.14.
Butterfly shufflers do not produce SNRs as good as delta-sigma ESLs because the
element usage patterns are limited by the particular way in which the butterfly shuffler is
wired. This tends to produce larger "selection errors" than that of a competing delta-sigma
ESL.
To drive a unit-element DAC containing 2n elements, a n-stage butterfly shuffler
with 2n 1swappers in each stage is needed. Therefore the total number of swappers is
n 2n -1.For n > 2, morenoise-shaping loops are needed in a butterfly shuffler than
those in a delta-sigma ESL or a tree shuffler; and as n increases, the difference becomes
larger. Also, a butterfly shuffler requires the number of the DAC elements to be a power
of 2.
3.4 Conclusions
The delta-sigma ESL has the best performance of the three structures examined,
because it generates smaller "selection errors" and so can tolerate more aggressive MTFs.
However, it is perhaps the most complex in terms of hardware cost, due to the complicated
vector quantizer.49
The tree shuffler provides a simpler solution to implement high-order element
mismatch-shaping by trading off a small amount off the performance.
The butterfly shuffler introduces less harmonic distortion with a 1 st-order MTF.
However, with higher-order MTFs, it seems to have the worst performance of the three. It
is also hardware inefficient. When the number of the DAC elements is sufficiently large,
it can be even more complicated than a delta-sigma ESL.50
Chapter 4. A Segmented DAC with Mismatch-Shaped MSBs
A multi-bit delta-sigma CMOS switched-current (SI) DAC was evaluated and
designed at the system level during the author's summer internship with Analog Devices,
Inc. in 1996. The design was targeted at 90 dB+ SNR with an equivalent Nyquist rate of
10 MHz. A highly linear Nyquist-rate segmented CMOS SI DAC, the AD9760 [40], was
chosen as the DAC core, thus the design work was mainly architectural. Based on
comparisons with a cascade structure, a choice was made to use a direct form 2nd-order
lowpass delta-sigma digital modulator to drive the DAC core. The mismatch error is
dominated by the MSB cells and suppressed by a1st-order butterfly shuffler.
4.1 DAC Core
A DAC has two sets of DAC cells: MSB cells and LSB cells. Each set of cells can
be viewed as an independent unit-element DAC. Ideally, the sum of the LSB DAC cells
is equal to the value of one of the MSB cells minus the value of one LSB cell. The analog
output signal is constructed by summing the chosen cells from both DACs. The smallest
analog increment of such a 2-stage DAC equals the value of one element in the LSB DAC.
The 12-bit SI DAC used in the design is the 2-stage DAC core of AD9760
developed by Mercer et al. It contains a 127-element LSB DAC and a 32-element MSB
DAC. Each of the 32 current sources in the MSB DAC should be exactly 128 times as
large as a unit current source in the LSB DAC. Measurements show that the overall DAC
achieves up to 14-bit linearity when clocked at 80 MHz.51
4.2 MSB-Mismatch Shaping: Direct Form
A complete delta-sigma DAC includes three major parts: an interpolator, a
modulator, and a DAC, as shown in Figure 4.1.
The interpolator oversamples the input Nyquist-rate (IN) digital data with an over-
sampling rate fs = RfN and suppresses the spectral replicas centered at fN, 2fN,... (R-
WN, where R is the OSR which is chosen to be 8. In this system, a standard 3-stage half-
band filter bank is used to produce 8x oversampled 16-bit data.
Following the interpolator is a delta-sigma modulator which quantizes the data to
a shorter word length (12 bits in this design) with most of the quantization noise staying
fs outof thesignalband(0, ). A 2nd-orderdelta-sigma modulator with
_1 2
NTT' = (1z)is used.
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The 12-bit output data of the modulator is then divided into two parts: the lower 7
bits are converted to a 127-bit thermometer code and passed directly to the LSB DAC
driving 127 unit current cells. The upper 5-bit data from the modulator is used to drive the
MSB DAC. A thermometer decoder converts the MSB data into a 32-bit thermometer
code, and a 1St -order butterfly shuffler scrambles the data so that the error introduced by
the MSB DAC is 1St -order shaped. The sum of the MSB and the LSB currents, which is
the analog representation of the modulator output, is then passed to an off-chip analog
filter which attenuates the out-of-band noise and the spectral replicas.
In addition to the direct form modulator described above, the cascade structure has
also been evaluated. Comparisons were made between the two structures using
simulations.
4.3 MSB-Mismatch Shaping: Cascade Structure
Figure 4.2 shows the system diagram of a cascade structure. The major difference
between the structure shown here and a traditional cascade digital modulator [4143] is
that, instead of summing the two paths digitally, it takes advantage of the 2-stage DAC
structure and uses the two digital paths to drive the LSB DAC and MSB DAC, separately.
Once again, a lst-order butterfly shuffler is used to noise-shape the MSB mismatch error.
In this example, the modulator loop quantizes the 16-bit input signal u to 5 bits,
introducing a quantization error ec, which is spectrally shaped by the NTF H, and passes
a 7-bit representation of the quantization error (denoted as el) through a digital filter
which has the same transfer function, H. Assuming the gains of the LSB DAC and the
MSB DAC are A1 and A2, respectively, the conceptual DAC output is:
Ditout = A2U + A2H(z)E0 AiH(z)Ei = A2U + H(z)(A2E053
If the LSB DAC and the MSB DAC were perfectly matched, the quantization error left
(i.e. e0e 1) would be equivalent to the error introduced by 12-bit quantization.
Note that the signal term in Eq. (4.1) is only related to the gain of the MSB DAC,
while for a direct form modulator such as the one shown in Figure 4.1, the construction
of the analog signal depends on both the MSB DAC and the LSB DAC. Furthermore, the
mismatch error between Al andA2is suppressed by H(z) in the band-of-interest.
Therefore, the cascade structure could be insensitive to the mismatch between the MSB
DAC and the LSB DAC. However, the above discussion is based on one assumption: the
feedforward quantization error does not cause the digital filter H(z) to overflow. In the
case when overflow happens, the overflow data is carried to the signal path. This carry
causes two additional digital error terms with the same value (Er) but opposite signs to
be added into the two paths. The DAC output can therefore be written as:
DA/ = A2U + A2H(z)E0Ail-1(z)Ei + A2E, (4.2)
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If there were no mismatch between the LSB DAC and the MSB DAC, these two error
terms would cancel each other. When mismatch exists between the two DAC parts, it
introduces an additional error term which is not taken care of by the NTF. This drawback
might ruin the advantage of the cascade structure.
One disadvantage of the cascade structure, compared to a direct form modulator
having the same number of the quantization levels, is that the stability issue is more
critical for the cascade structure, because the modulator loop filer needs to "correct"
larger quantization errors.
4.4 Simulation Results
The systems discussed in the previous sections are simulated and compared under
different DAC matching conditions. Some of the results are summarized in Table 4.1. The
Table 4.1:SNR of the Al DAC with different structures and matching conditions.
Test Condition Direct form SNR Cascade Structure SNR
0 Ideal 104.9 dB 105.2 dB
1 7-bit LSB VS. MSB match.,
everything else ideal 81.2 84.6
2
9-bit LSB VS. MSB match.,
everything else ideal
93.1 96.1
3 12-bit LSB VS. MSB match.,
everything else ideal
104.3 104.7
4 3-bit LSB matching,
everything else ideal 83.7 83.2
5 7-bit LSB matching,
everything else ideal 104.4 104.8
6
11-bit MSB matching,
everything else ideal 83.7 80.655
Table 4.1:SNR of the AE DAC with different structures and matching conditions.
Test Condition Direct form SNR Cascade Structure SNR
7 12-bit MSB matching,
everything else ideal 94.2 93.1
8 13-bit MSB matching,
everything else ideal 97.5 96.1
9 13-bit MSB match., 7-bit LSB
match., 11-bit MSB/LSB match. 98.5 98.4
10 AD9760 96.9 95.6
2
simulations used the same NTF H(z) = (1z)and OSR (8). A single-tone at 1/10 of
the band-of-interest (i.e. 0.5 MHz for fN = 10 MHz) with a magnitude of 7/8 of full scale
was applied as the test signal.
Tests 1-3 demonstrate the idea discussed in the previous section that the cascade
structure is less sensitive to the gain mismatch between the LSB DAC and the MSB DAC:
providing about a 3 dB SNR advantage. However, according to the measurements and the
simulations, the matching between the MSBs and the LSBs is not the dominant source of
error for the AD9760 DAC core. The tests 4-5 also show that the mismatch error in the
LSB cells does not affect the performance significantly: 7-bit matching is sufficient. The
dominant error source turns out to be the MSB DAC mismatch. Therefore, only
mismatch-shaping on the MSB DAC is needed. Since the DAC with the direct form
modulator handles this term better than the cascade structure does, the direct-form
structure is chosen to implement the system.
4.5 Bit-True Details
The error feedback structure was used to build the modulator. Bit-true simulations
were done with ADICE5 [44], a mixed-level circuit simulator used within Analog56
Devices Inc. The bit-true 2nd-order 12-bit lowpass modulator is drawn in Figure 4.3.
Although itis known that the error feedback structure is sensitive to coefficient
inaccuracy which is a tricky issue in an analog modulator, it is a very simple structure for
a digital modulator, especially in the multi-bit case. As illustrated in the second diagram,
there are only two adders(ADD1andADD2)in the system.ADD1is a 5-bit adder, while
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Figure 4.3: The bit-true system diagram of the 2nd-order 12-bit lowpass
digital AZ modulator.57
ADD2is a 16-bit adder. However,ADD2can be simplified by taking advantage of the
fact that one of the inputs (x2) is only 6 bits wide.
Another way to simplifyADD2is to combine it with the thermometer decoders
which follow the modulator. As illustrated in Figure 4.3, the 12-bit output of the
modulator is split into two parts. The 5 MSBs are converted to a thermometer code and
passed to the shuffler, and the 7 LSBs are also converted to a thermometer code. It is then
possible to make a thermometer decoder which takes the upper 5 bits from the inputu
directly, and outputs its 31-bit thermometer code to the top 31 bits of the 32-bit input of
the shuffler, leaving the bottom bit blank. The remaining 11 bits (on the LSB side) ofu
are added to the 6-bit x2, with the carry output ofADD2passed directly to the bottom bit
of the shuffler input. The idea described above is illustrated in Figure 4.4. However, this
structure does not work for Robertson's thermometer code shuffler [39] which only takes
true thermometer codes because now the input to the shuffler is not a true thermometer
code.
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Figure 4.4: An improved structure with the adder A2 cut down to 11-bit.58
Also note that, in Figure 4.3, ADD1 and ADD2 are in series, which means that
both of the additions need to be done within one clock cycle (which corresponds to
12.5 ns for a clock rate of 80 MHz). However, in order to do its addition, ADD1 only
needs to know the lowest 4 bits of the output of ADD2, which means that ADD2 can take
its time to do the rest of its own addition as long as it is done before the next cycle starts.
In other words, ADD2 has a whole clock cycle to accomplish its job.
Although the output of ADD2 can be as wide as 17 bits, the carry output bit was
simply thrown away in the simulations. Simple logic can be added into the system to turn
on all the current cells when such an overflow happens, although simulations did not show
much improvement by doing so.
4.6 Conclusions
In a 2-stage DAC, the mismatch error is most likely dominated by the MSB cells.
Therefore, instead of shuffling all the DAC cells, mismatch-shaping only on the MSB
cells suppresses the mismatch error efficiently, and at the same time keeps the hardware
cost low. Matching between the MSB DAC and the LSB DAC is also an important issue.59
Chapter 5. A 16-Element Switched-Capacitor Mismatch-Shaping DAC
In Chapters 2 and 3, the theory of mismatch-shaping was introduced and several
mismatch-shaping schemes were discussed. In this Chapter, a 16-element switched-
capacitor (SC) mismatch-shaping DAC is described as a design example. The DAC is
driven by1St-order lowpass and 2nd-order bandpass ESL circuits. Two different schemes
discussed in Chapter 3, namely, the general mismatch-shaping scheme (which is
equivalent to the element-rotation in the lst-order lowpass case) and the butterfly shuffler
scheme, are used. Three lowpass AE modulators (two 4th-order, one 8th-order) are
designed to drive the mismatch-shaping DAC. An 8th-order bandpass modulator is also
derived from a 4th-order lowpass prototype to facilitate the demonstration of bandpass
mismatch-shaping. The analog part was designed and fabricated in the Orbit 1.2 p.m
CMOS process [45, 46]. The digital part, which includes the modulator and the ESL was
implemented on a Xilinx 4010 FPGA [47].
5.1 Motivation
A simple block diagram of a Al SC ADC is shown in Figure 5.1. The purpose of
the system is to demonstrate the usefulness of the mismatch-shaping techniques described
in the previous chapters. This technology is expected to help to extend the frequency
range of AZ ADCs and DACs, which are renowned for their high accuracy but not for high
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Figure 5.1: Block diagram of a AE ADC.60
bandwidth. The communications field is most likely to be the driver for this technology.
Possible application areas also include high quality audio, multi-media network
applications, and other systems which require high dynamic ranges and wide bandwidths.
5.2 System-Level Definitions and Specifications of the Al Modulator
The 16-element SC DAC was designed in the Orbit 1.2 p.m CMOS process. Since
no particular application is targeted, there are no specific performance requirements.
However, in order to optimize the modulator for the purpose described above, a few
system level decisions regarding the number of quantization levels, the OSR and the order
of the modulator need to be made.
5.2.1 General Design Chart for Multi-Bit AZ Modulators [48]
As mentioned earlier, multi-bit Al modulators possess two major advantages over
modulators employing binary quantization. First, multi-bit quantization makes higher
order modulations with more aggressive NTFs feasible. Therefore, the in-band
quantization noise can be reduced. Second, the output of a multi-bit AE modulator is a
smoother waveform which tracks the desired signal better than the full-scale, PWM-like
square-wave output of a single-bit modulator. Unfortunately, these two advantages of
multi-bit quantization compete with one another because a more aggressive NTF means
a larger out-of-band gain which results in higher out-of-band noise and thus poor tracking
in the time domain.
The design chart in Figure 5.2 [48] illustrates the trade-off between SNR and
time-domain tracking. Figure 5.2 plots the SNR (for an oversampling ratio of 8) as a
function of the rms error in the output for a variety of modulator designs. To eliminate the
possibility of instability due to quantizer overload, the quantizer was given an infinite61
number of levels. The SNR was measured using a sine wave input with a peak-to-peak
amplitude of 1 LSB. Level curves for the infinity norm of the NTF are also shown.
Although the SNR values are computed using OSR = 8, the SNR for other OSRs can be
estimated by noting that the SNR of an nth-order modulator increases at roughly
(6n + 3) dB per octave of oversampling. Furthermore, an examination of the simulation
data underlying Figure 5.2 yields the empirical rule that the maximum peak-to-peak input
amplitude is m 7e0 LSBs, where m is the number of quantization steps and e0 is the
rms output error for a 1 LSB peak-to-peak input (i.e. the horizontal axis in the plot.)
Specifically, the peak SNR for an nth-order modulator with (m + 1) quantization levels
can be estimated using the following empirical formula
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SNRpeakSNRFig4.2 + (6n + 3)log2(OSR) + 20log10(m7e0) dB. (5.1)
For example, given an OSR of 16 and 16 quantization levels, an order of at least
4 is needed to build a modulator which keeps the rms quantization error below 1 LSB
(given a 1 LSB peak-to-peak input), while at the same time achieving an SNR of more
than 100 dB.
5.2.2 Number of Quantization Levels
Theoretically, the larger the number of quantization levels, the better the
performance that can be achieved, because there is less quantization noise generated in
the first place. The modulator loop tends to be more stable and larger input signals are
allowed, therefore higher peak SNRs can be expected.
However, to make use of more accurate quantization, a more complicated DAC is
needed to produce finer analog output steps. From the point of view of circuit
implementation, this usually means larger chip area, higher power consumption, and
more complicated wiring and layout. Worst of all, a more complicated and larger ESL is
required to do mismatch-shaping since there are more DAC elements (and hence, more
degrees of freedom) to handle. Therefore, a compromise is needed.
According to Eq. (5.1), the number of quantization steps (m + 1) only affects the
last term 20log10(m7e0) which is the maximum peak-to-peak input amplitude from the
empirical rule. This term is plotted as a function of m in Figure 5.3. The rms error e0 is
assumed to be 1. From the plot, the maximum input magnitude (in dB) increases rapidly
when the number of quantization steps is small. When the number of the quantization
steps is large, the slope becomes smaller.63
Based on the above discussions and Figure 5.3, m = 16 was chosen for the
mismatch-shaping DAC in this project. This requires a DAC with 16 unit elements. Note
that it is often convenient to choose the number of the unit elements to be in the form of
2n.In this example, n = 4.
5.2.3 Oversampling Ratio
Usually, the application should be the number one issue that determines the value
of the OSR. When carrying out the design of such a product, the ideas of the signal
bandwidth fband maximum clock rate f at which we can run the circuit should already
s be known to the designer. The maximum OSR is then
2
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Figure 5.3: Maximum input amplitude VS. number of quantization levels.64
choose to optimize his/her design and run the system at a slower speed and hence a lower
OSR as long as it meets the SNR and other application requirements.
Since there is no specific applications targeted by this design example, the above
method is not useful in determining the OSR. The SNR of an nth-order modulator
increases at roughly (6n + 3) dB per octave of oversampling. However, low OSRs are
desirable because one of the key motivations for going to multi-bit modulators is to
expand the application range of AZ technology. Therefore, 16 and 8 were both chosen to
be the primary OSRs in this project so that some comparisons can be made. According to
Figure 5.2 and Eq. (5.1), an OSR of 16 makes it possible for a modulator with an order of
4 or higher to achieve a peak SNR that is around or above 100 dB, given that the number
of unit DAC elements is m = 16.
Although the modulator was designed and optimized at these particular OSRs,
please note that one is always free to define any other value as the OSR of the DAC by
changing the definition of the band-of-interest and focusing on a different bandwidth in
the spectrum of the output analog signal.
5.2.4 Order of the Modulator
Most AZ modulators on production lines today are low order modulators (i.e. 1st-
or 2nd-order), although it is known that higher order NTFs can suppress the in-band noise
more efficiently. There are two major obstacles which keep people away from higher
order modulators. One is stability, the other is complexity. In the multi-bit case, the
stability issue is laid to rest. Complexity is the major problem to be dealt with.65
Although in many cases not much difference is made by increasing the order of a
modulator with a low OSR because the magnitude response of a high-order NTF ramps
up rapidly with frequency, it is the author's belief that the improvement would be
noticeable if a high-order modulator is properly designed and optimized. Another
consideration when making the decision is that it is one of the primary objectives of this
thesis to demonstrate the feasibility of high-order modulators with multi-bit quantization.
Therefore, the decision was made to design a 4th-order and an 8th-order modulators so that
comparisons can be made.
As estimated before, with OSR = 16,itis possible to design a 4th-order
modulator to achieve a peak SNR around 100 dB if only the quantization noise is
considered. Should we be able to suppress the quantization noise to such a level, the noise
floor would likely be dominated by some other noise source, for example, mismatch
noise. Therefore, increasing the modulator order would not make a measurable difference
in the overall SNR. However, if the OSR is reduced to 8, a 4th-order modulator will only
be able to make the in-band quantization noise 80 dB below the peak signal, while an 8th-
order modulator can still make it better than 90 dB. Therefore, the difference should be
visible if the design is carried out carefully enough to knock down other error sources
below this level.66
5.2.5 Summary of the System-Level Definitions
The system-level definitions and specifications are summarized in Table 5.1.
Table 5.1:System-level definitions and specifications.
# of Elements OSR Mod. Order SNR
16 16 and 8 4 and 8 >90dB
53 System Diagram
The system diagram of the mismatch-shaped multi-bit Al SC DAC is shown in
Figure 5.4. The system consists of two major blocks, the digital block and the analog
block.
The top block in Figure 5.4 shows the digital portion of the system, which
contains a 4-bit (17-level quantization) delta-sigma modulator, an ESL which
implements a mismatch-shaping algorithm, a pseudo-random scrambler, and a digital sine
wave generator which supplies input digital test signals for the entire system. A Xilinx
FPGA chip was used to implement the whole digital section. The digital signal generator
was simply a pair of EPROMs which store a 16-bit digital sine wave. The printed circuit
board (PCB) for the FPGA was designed by Forrest Hudson [49].
The analog portion of the system is shown in the bottom part of Figure 5.4. A 16-
element SC DAC was designed and fabricated in the Orbit 1.2 µm CMOS process. The
chip contains a digital interface, a 16-element SC DAC, a 1St -order SC smoothing filter,
a clock generator and a biasing circuit. A PCB was built as a test bed for the SC DAC.67
The system operates as follows. The delta-sigma modulator takes the oversampled
digital sine wave, u, which is stored in the EPROMs and quantizes the data to 4 bits,
leaving the most of the quantization noise out of band. The ESL then translates v to the
16-bit sv vector using mismatch-shaping algorithms. Before transferring the data to the
analog DAC board, a pseudo-random scrambler is used to scramble the sv lines to whiten
their spectra and reduce the likelihood of corrupting the reference. The scrambled sv
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vector is then transferred to the SC DAC digital interface which unscrambles the data and
synchronizes it with the internal DAC clock phases. The recovered sv vector is used to
drive the DAC core which produces the analog representation of the signal. A 1St -order
SC discrete-to-continuous lowpass filter is put at the end of the main signal path. This SC
filter smooths the output waveform by filtering out the high frequency noise. The SC filter
can be turned off and the unfiltered DAC output signal can be measured directly so that
bandpass systems can be implemented and tested.
Each block of the system is described in the following sections. Some alternative
designs are also discussed.
5.4 16-Element SC DAC
This section describes the main functional blocks of the 16-element SC DAC in
terms of their design, layout and test procedure. In the first section, the overall structure
of the DAC is introduced. Then each of the following sections deals with a particular
block. The floor plan and the chip pin list are given last.
5.4.1 Top Levelthe DAC
In this section, the main DAC core and the lowpass SC filter are described.
Figure 5.5 shows a switched-capacitor DAC which follows the amplifier structure
of Haug et al. [50], along with an SC lowpass filter [5153]. A single-ended version was
used because it was viewed as more useful (no differential to single-ended circuit
needed), as well as being easier to construct. Furthermore, MATLAB simulations showed
that second-order opamp nonlinearity (which would be cancelled in a differential
implementation) does not cause significant performance degradation.69
The first stage of the circuit is the main block of the designa 16-element SC
DAC. It is essentially a gain- and offset-compensated amplifier with a non-return-to-zero
output. For low frequencies, the output of this first stage is given as
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where µ = 1/A,and A is the opamp gain. Note that the gain of the op amp is effec-
tively squared by this circuit for low frequency applications. Please refer to Figure 5.5
for explanations of bni, bp,i, C1, C2 and Vref
Since half of the unit-element array is used to produce positive outputs and half is
used to produce negative outputs, this DAC is capable of bipolar operation. Because the
sv vector from the ESL is unipolar, the bn bits are the inverted logical levels of the
corresponding sv bits. Both bn and by are only allowed to change during ch. There are
basically 2 phases needed to operate the circuit. However, the phases on some particular
switches where charge injection is signal-independent are slightly delayed with respect to
those switches where charge injection is signal-dependent in order to minimize distortion
caused by charge injection. Specifically, 41 has two versions, namely (1)1 and (1)1d, and (1)2
also has two versions, 42 and 02d.
Aside from the 16 input branches to the DAC, there are 16 dummy input branches.
The real branches and the dummy branches are identical in terms of their structure, but
opposite in terms of operation so that there are always 16 unit capacitors to charge and
discharge. The purpose of the dummy branches is to make the load on the voltage
reference signal-independent.
A simple on-chip 1St -order SC lowpass filter (also shown in Figure 5.5) [51, 53]
was also designed. The transfer function of the filter isH(z) = -1 (1+C4/C5)z
C4/ C5
(5.3)
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This lowpass filter helps to deal with the clock jitter problem because the output sam-
pled-and-held signal contains lower high frequency components as a result of the low-
pass filtering. This SC filter can be turned off and the unfiltered DAC output signal V1 is
then available directly at 01.
5.4.2 Capacitor Sizing
The capacitor sizes are decided mostly based on thermal noise considerations [52,
54]. Thermal noise is caused by the random fluctuation of carriers due to thermal energy
and is present even at equilibrium. In an SC circuit, the thermal noise bandwidth is usually
limited only by the time constants of the switched capacitors or the bandwidth of the op-
amps. Due to aliasing, when such wide-band noise is sampled, the calculation of thermal
noise is often complicated. To avoid this complicated calculation and give the design
some safety margin, all the thermal noise power was considered as being aliased into the
band from 0 to f,/2. The total noise power associated with a switching resistor in series
kT with a capacitor C is vn
2= where k is the Boltzmann constant, and T is the
temperature in degrees Kelvin. Assume a 0.707 Vrms peak-to-peak sine signal and
OSR = 8,the SNR due to thermal noise is
SNRthermal =201og 10(0.707)101og 10(iin2) + 3 log 2(8). (5.4)
In the SC circuit shown in Figure 5.5, the thermal noise is determined by the capacitors
in the input branches of the two SC stages. The thermal noise produced in the feedback
branches is suppressed by the loop gain and hence is ignored. The total input capaci-
tances to the first- and second- stage were chosen to be 4.8 pF and 0.9 pF, respectively,
so that the thermal noise is below the -90 dB level.72
5.4.3 Digital Interface and Clock Generator
As shown in Figure 5.6, the clock generator has two parts. The first block contains
a clock-divider and a 90°-phase-shifter. The external clock (which is twice as fast as the
data rate) is divided by two, and two sets of clock signals (CK and CK90) 90 degrees apart
are generated. One of the clock signals, CK, is fed into the second part of the clock circuit,
i.e. the SC phase generator which generates the non-overlapping clock phases for the SC
circuit. The other, CK90, is used to drive the D-flip-flops (DFF) in the digital interface to
synchronize the input digital data. The schematic of the clock divider and the phase shifter
is shown in Figure 5.7. Note that all the DFFs used in the circuit sample data at the falling
edge of the clock.
Figure 5.8 shows a single cell of the digital interface. The function of the interface
is to synchronize the input digital data with the internal clock, to descramble the data to
recover the sv data, and to pass it to the SC DAC core on the right clock edges. The input
scrambled sv lines are first synchronized with the internal clock by DFFs. Then a decoder
is used to descramble the data. Each of the 16 descrambling cells is a mux controlled by
a single-bit signal scr which is the same pseudo-random bit-stream used in the digital side
to scramble the sv lines. Each mux does the same XOR function as that of the scrambler
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Figure 5.6: System diagram of the clock generator.73
cells which will be described in 5.6.2. The following simple derivation shows how the
decoder works:
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scrambledsv O scr = (sv 0 scr)e scr = sv. (5.5)
After the sv lines are decoded, they are translated to the bn and by bits as described in
Section 5.4.1. The last stage of NAND gates make the DAC core see br, and by bits
change only during ch.
The SC clock generator [52] and the corresponding clock diagram are shown in
Figure 5.9. All inverters have been sized based on their load capacitances, and each output
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Figure 5.9: SC clock generator and diagram.
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from the generator is buffered individually to ensure approximately equal rise/fall times
on all clock signals.
An additional cell of the digital interface was put on the chip to allow digital tests.
It uses the SV1 6 signal as its input. The logical output, 02S V16, canbe read from DTS.
5.4.4 Op Amp
A constant-gm rail-to-rail input stage and a class-AB driver are combined to make
a highly linear output buffer which prevents output signals from being distorted.
The main circuit is shown in Figure 5.10a [55-58]. An N-channel and a P-channel
differential input pair are placed in parallel. This allows rail-to-rail common-mode input
voltages. In order to make efficient use of the supply voltage and to obtain a large output
swing, a common-source output stage is adopted. The class-AB action is performed by
the voltage tracing between the gates of the two output transistors. During slewing, a
positive feedback is introduced by the floating control pair (mn02, mp02). Another similar
pair (mn01, mp01) forms a floating current source which does not contribute to the noise
and offset of the amplifier. This floating current source also makes the quiescent current
in the output transistors insensitive to supply voltage variations, because it has the same
supply voltage dependency as that of the class-AB control pair. Additional compensation
can be enabled by connecting AC to VDD.
A drawback of the rail-to-rail input stage is that its gm varies by a factor of two
over the common-mode input range. A way to overcome this effect is to keep the sum of
the square roots of the tail currents of the two differential pairs constant as the
transconductance of a MOS transistor is approximately proportional to the square root ofyin-
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the drain current. This can be achieved by properly biasing mn and mp. A circuit that does
this is shown in Figure 5.10b [59].
The test cell is also shown in Figure 5.10. The additional compensation enable pin
(AC) is shared by both buffer amplifier cells.
Table 5.2 shows the specs of the opamp with the additional compensation
enabled. If AC is disabled, the unity-gain BW increases to 27 MHz, while the phase
margin decreases to 45°. Since the slew rate is limited by the compensation capacitances,
in AC-disabled case, the values are 66 V/gs and 57/gs for positive and negative slewing,
respectively.
Table 5.2:Simulated op amp parameters.
DC gain Phase
Margin
Unity
gain
fr eq.
Power
supply
Load
capacitor
Output
swing
Positive
slew rate
Negative
slew rate
100dB 750 17MHz +5V 20pf 1 - 4V27 V/ms28 V/ms78
5.4.5 Bias Circuit [52, 60]
The bias circuit is shown in Figure 5.11. A bias current 1B(100 11A) is injected
from outside of the chip. The circuit generates most of the bias voltages for the rest of the
chip.
No separate test circuits were designed for the bias circuit. As shown in
Figure 5.11, all the bias nodes and the voltage reference output nodeare connected to pins
directly so that they can be tested and overridden if necessary.
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5.4.6 Floor Plan and Pin-Out of the Chip [52]
The floor plan of the chip is shown in Figure 5.12. The digital interface is sitting
on the top of the floor plan, and the op amps and the bias circuit are at the bottom. In
between these two major blocks, are the clock generator, the switches and the capacitor
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array. To prevent the digital noise from coupling into the analog part, a guard ring
surrounds the digital block, some on-chip de-coupling capacitors occupy the blank areas,
and the entire substrate is connected toAVSS.Three sets of power supplies run into the
chip: the digital VDD(DVDD),the analog VDD(AVDD),and the clock VDD(CVDD).
Aside from keeping the noisy clocks away from other power lines, theCVDDalso allows
the clock generator to be tuned separately. The digital pads and the analog pads are put on
opposite sides of the package. The analog output pads and the reference pads are sitting
away from the digital part and beside relatively quiet pads.
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Figure 5.13:Pin-out of the SC DAC chip81
A pin-out is shown in Figure 5.13. The 40-pin DIP package is used. Most digital
pins are on the left, and the analog pins are on the right. The pins are listed in Table 5.3.
Table 5.3:Pin list of the SC DAC.
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5.5 Modulator Design
For comparison purposes, two 4th-order modulators and one 8th-order modulator
were designed. The designs were optimized with OSR = 16 and/or OSR = 8 . An 8th-
order bandpass modulator was also designed for the demonstration of bandpass
mismatch-shaping.
For each of the three lowpass modulators, a NTF was first synthesized and
optimized using synthes z eNTF, a MATLAB routine in the A Tool Box [62]. Then
the modulator structure was derived from the NTF. The bandpass modulator was derived
directly from a lowpass prototype.82
5.5.1 Optimized rms output noise
The parameters need to be supplied to synthesizeNTF are the order of the
modulator, the OSR, and the infinity norm IIHLO of the NTF, among which, only OHL
has not been specified. As we know, the rms error produced by the quantizer increases
with the value of IIHL.If the rms output noise is specified, the value of IIHIL can be
determined out using the design chart of Figure 5.2.
As mentioned earlier, there is a trade-off between the accuracy of the unfiltered
output of a A modulator and the SNR of the filtered output. In other words, if there are
two AZ modulators of the same order, the one designed to have a higher in-band SNR will
probably produce more quantization error too. However, the modulator which produces
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Figure 5.14: Maximum input amplitude VS. rms quantization error.
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less total quantization noise tends to be more stable so that input signals with larger
amplitudes could be allowed, and hence might yield an even higher peak SNR than that
of the one with higher rms quantization errors. According to the empirical rule introduced
in Section 5.2.1, the maximum peak-to-peak input amplitude is approximately m 7 e0,
where m is the number quantization steps and e0 is the rms output error given a 1 LSB
peak-to-peak input. The contribution to the peak SNR from this effect is then
20log10(m7e0) dB which is plotted as a function of e0 in Figure 5.14, given that
m = 17 for this design example.
By combining Figure 5.14, Figure 5.2 and Eq. (5.1) together, it is possible to
determine an optimum (or a nearly optimum) point which achieves a large peak SNR with
small rms error. Table 5.4 summarizes the optimal points for the three modulators in this
Table 5.4: "Optimum" points in the design example.
Modulator Spec.
(Order, OSR)
e0(LSBs) EstimatedSNR
(dB)
IIHL chosen
4, 8 1.5 76 6
8, 8 1.5 100 6
4, 16 1 100 3.5
design example. When choosing these optimal points, other limitations, such as mismatch
error, nonlinearity, and other circuit noise, should also be considered so that there is a
"reasonable" maximum SNR. In filling Table 5.4, maximum SNRs around 100 dB were
considered, leaving some margin for other error sources.84
5.5.2 Design of Lowpass Modulators
This section covers the design of the three lowpass modulators listed in Table 5.4.
Some details of the designs can be found in Appendix I.
For the design of each modulator, a NTF with complex zeros (split to efficiently
suppress the in-band quantization noise) is derived first using syn the si z eNTF. Then
the coefficients are derived based on the Cascade-of-Resonator structure with only
FeedBack branches (CRFB) [2, 62]. After the original NTFs and coefficients are figured
out, scaling is done to make all the state variables have the same dynamic range. Then the
coefficients are quantized to simple combinations of powers of 2 so that no multipliers are
needed to implement the modulator.
Both of the 4th-order modulators use the same structure. The schematic is shown
in Figure 5.15. Notice that the first resonator which implements the pair of complex zeros
closer to DC has double delays which gives more time for the corresponding adders to do
their jobs. Therefore, the zeros are shifted from the unit circle onto the line Re(z) = 1.
This, however, does not affect the performance of the modulator significantly because the
pair of poles are at low frequencies and still very close to the unit circle. The 4.5-bit
quantizer/limiter quantizes and hard-limits the modulator output to 16 levels. Since the
coefficients are so simple and only require moderate accuracy, the same design can be
used for an analog modulator (i.e. an ADC) too.
Figure 5.16 illustrates the system diagram of the 8th-order modulator optimized
with OSR = 8.One of the purposes in designing such a high-order modulator is to show
that, even with low OSRs, higher-order NTFs can achieve better SNRs.IN
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Figure 5.15:Structure of the 4th-order modulator.
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Figure 5.16:Structure of the 8th-order modulator.87
The quantized coefficients of the modulators are listed in Table 5.5, along with the
peak SNRs obtained from the simulations.
Table 5.5:Coefficients and peak SNRs of the lowpass modulators.
4th-order, 8x OSR 4th-order, 16x OSR 8th-order, 8x OSR
al 2-5 2-5 2-6
b1 2-5 2-5 2-6
b2 2-5 2-5 2-6+2-8
b3 2-3 2-3 2-5
b4 2-4 2-4 2-5
b5 2-4
b6 2-5+2-6
b7 2-3+2-7
b8 2-4
Cl 2-1 2-1 2-2-2-4
C2 2 2 2-1
C3 1 1 2-1-2-3
C4 24+2-2 24 1
C5 2-1+2-3
C8 2+Z3
C7 1
C8 24+2-1
g1 2-5 2-7 2-5
g2 2-3 2-5 2-3
g3 2-3+2-5
g4 2-3+2-6
Peak SNR 79 dB 107 dB 99 dB88
Two simulation examples are shown in Figure 5.17 and Figure 5.18. Figure 5.17
shows the output waveform and the spectrum of the 4th-order modulator optimized with
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Figure 5.17:Output waveform and spectrum of the 4th-order modulator (OSR = 8).
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Figure 5.18:Output waveform and spectrum of the 8th-order modulator (OSR = 8).89
OSR = 8 given a single-tone input located at the center of the band-of-interest with an
amplitude of 0.72 of full scale. The two notches in the spectrum correspond to the two in-
band zeros of the NTF. Figure 5.18 shows the 8th-order modulator output waveform and
the spectrum given a single-tone input located at the center of the band-of-interest with an
amplitude of 0.58 of full scale. Both spectra are obtained by performing an 8192-point
Hann-windowed 11-1 on the data from the time-domain simulations.
5.5.3 8th-Order Bandpass Modulator
The lowpass prototype method was used to design the bandpass modulators. By
applying the transformation z -3z
2
to the two 4th-order lowpass modulators described
in Section 5.5.2, two 8th-order bandpass modulators were derived. The zeros of the NTFs
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Figure 5.19:Output spectra of 8th-order bandpass modulators.
0.2890
TC are now centered at + (i.e.1/4 of the sampling frequency) instead of dc. The
transformation does not affect the dynamics of the prototype. The schematicscan be
obtained by simply changing all the z-1 blocks in Figure 5.15 to z2 and leaving
everything else the same. Two simulation examples are shown in Figure 5.19.
5.6 ESL and other Digital Logic
5.6.1 1st-Order ESL
As mentioned earlier, the other major digital block in the multi-bit Al DAC
system is the element-selection logic, or ESL. The 1St -order ESLs described in Chapter 3
are used in the DACs to noise-shape the errors caused by the nonlinearity in the DAC
elements. The ESLs take the 4-bit modulator output V and generatea 16-bit element
selection vector SV which drives the 16 analog DAC elements (i.e. capacitors) by turning
on/off the corresponding switches. For the bandpass modulators, the bandpassswappers
described in Chapter 3 are used. Since the structure of the ESL has been covered in
Chapter 3, it will not be discussed here.
Two simulation examples are shown in Figure 5.20 in the form of output spectra.
The SC DAC structure of Figure 5.5 was used in the simulation, and anop amp gain of
60 dB was assumed. For the 4th-order lowpass modulator with OSR= 8 , an input tone
with a magnitude of 0.72 of full scale was applied to the system. With 0.5% uniformly
distributed mismatch errors, the SNR of the DAC output is degraded from 77.2 dB in the
ideal case (shown as the dotted line) to 62.9 dB without any mismatch-shaping (the
dashed line), and the 2nd- and 3rd- order harmonics were about 60 dB and 70 dB below
the signal level, respectively. With 1st-order mismatch-shaping (the thick solid line), the
SNR is improved to 76.1 dB, the 3rd-order harmonic is knocked down to 90 dB below the
signal level and the 2nd-order harmonic almost vanishes into the noise floor. The 2nd-0
-20
-40
-60
-0
-80
-100
-120
-140103
Spectrum of the 4m-order AE DAC output
..........
..............
nl-order MS shaping
I D
I
10-2 101
Normalized frequency (Fs = 1)
Spectrum of the 8th-order AI DAC output
10°
10-2 10-1
Normalized frequency (Fs = 1)
Figure 5.20:Output spectra of the mismatch-shaping Z DAC.
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9192
order mismatch-shaping (the thin line), however, does not help more than the 1St -order
does. The noise floor with 2nd-order mismatch-shaping is a little lower at the low
frequency end, and so are the harmonics. But the overall SNR is only 72.6 dB which is
lower than that of the lst-order. For the 8th-order lowpass modulator with OSR = 8,the
results are similar. With 0.1% mismatch and input magnitude of 0.58 of full scale, the
SNRs are 96.3 dB in the ideal case, 78.8 dB without mismatch-shaping, 91.4 dB with 1st-
order mismatch-shaping, and 88.2 dB with the 2nd-order mismatch-shaping. In both
simulations, the input tones were located at 1/8 of the band-of-interest.
From the above simulation results, it is reasonable to conclude that the 2nd-order,
and hence even higher order mismatch-shaping schemes are not suitable for low OSRs.
The situation is analogous to that of high-order single-bit AZ modulators in that such
systems do not out-perform the simple 1 st-order modulator at low oversampling ratios,
unless optimizations are done to distribute the zeros through the band-of-interest.
Considering the complexity involved, implementing such high order mismatch-shaping
ESLs is not practical with today's technology.
5.6.2 Pseudo-Random Scrambler
As mentioned in Section 5.4.3, before the 16-bit SV vectors are transferred to the
analog SC DAC, each bit is scrambled randomly by a pseudo-random bit-stream scr so
that the signal content in sv; which might otherwise couple into the power supplies [2] is
destroyed. The randomization is done by taking the exclusive-OR combination of each sv
bit and scr (i.e. sv1 CD scr) at the output of the digital ESL. The same operation (as
illustrated by Eq. (5.5)) is done on the analog DAC side so that the random bit-stream is
descrambled and the sv bits recovered.93
A feedback shift register [63] is used to generate the pseudo-random bit sequence
scr. As shown in Figure 5.21, an exclusive-OR gate generates the serial input signal for a
shift register of length 17 bits. The two input bits of the exclusive-OR gate are the 14th
and 17th bits of the shift register. The circuit goes through all 217 states except the zero
state before repeating.
5.7 Summary
Designs of some high-order digital modulators with mismatch-shaping ESLs and
a 16-element SC DAC IC were described. The DAC was designed in the Orbit 1.2 pm
double-poly CMOS process. Relatively low OSRs were used in the design. The purpose
is to demonstrate the effectiveness of element mismatch-shaping technology in making
highly linear DACs using high-order wide-band multi-bit AI modulators.
PRBS Generator
Digital side
SV; SViescri
scr
Scrambler
Analog side
SV;
Decrambler
Figure 5.21:Scrambling and decrambling SV bits.94
Chapter 6. Experimental Results on the Mismatch-Shaping SC DAC
In Chapter 5, a 16-element SC mismatch-shaping DAC was designed. The SC
DAC core was fabricated in the Orbit 1.2 tm double-poly double-metal process. The 4th-
order 16-times oversampling lowpass delta-sigma modulator designed in Chapter 5 was
implemented on a Xilinx 4000E series FPGA along with a 1st -order butterfly shuffler, a
1st-order ESL and a 2nd-order ESL. Using the lowpass prototype, a bandpass system was
also derived and implemented on the FPGA with a bandpass butterfly shuffler and a
bandpass ESL. The experimental results are given and discussed in this chapter.
6.1 The SC DAC Chip
The photo of the SC DAC chip is shown in Figure 6.1. As described in the last
chapter, the chip contains a 16-element SC DAC core, a digital interface, a clock generator
ps & Bias Circuit
Figure 6.1: Chip photo.95
and some test cells. The die size is 1900 x 1900 [tm2 and the 1260 x 1260111112 chiparea
accommodates about 2400 transistors.
6.2 The Test Bed
A test bed was built to test the mismatch-shaping SC DAC. As shown in
Figure 6.2, it includes two PCBs: a Xilinx FPGA application board whichwas made by
Forrest Hudson [49], and a DAC board which accommodates the prototype SC DAC and
its supporting circuits. The test signal is a 16-bit oversampled half-scale digital sinewave
which is stored in a pair of EPROMs on the FPGA board. The delta-sigma modulators and
the ESL circuits described in the previous Chapters were implementedon the Xilinx
FPGA (XC 4005E or XC4010E) which in turn drives the 16-element SC DAC. The DAC
output spectra were measured using an HP3585B spectrum analyzer.
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Figure 6.2: The mismatch-shaping SC DAC test bed.-VC C +V C C
0
+VCC
-VCC
Vbias
Signal
Noise
Bread Board Area
AVDD
Local
Crystal
CKOUT CKIN
RVDD
TP2 0
TP3 0
GND
Signal
GND
GND
Notch
Filter
J2
Vbias
B12 (TP4) 0
RVDD
(5v)11'
TP7 B16 (TP5) 0
Q B15 (TP6) 0
1
AGND
AVDD
GNDRVDD (5v)
(5v)7
DVDDB13 (TP8) 0
7sw3
VREF
Nis SCR GND w
GND (0v)
CVDD GND DVDD
CKOUT
j4 IN16 CK SV16
DTS SV15J4- IN15
°AO SV14J4 IN14
SV13 IN13 1B12
R-VSS IN12 SV12 RVDD
3 CVDDR-VDD T(5v)
B16 SV11j(- IN11
B15 SV10
SV9
j4 IN10
IN9
DGND
I
1B/B11
OA- DVSS DVDD I
I02 T(5v) DVDD
1AGND SV8J4 1N8
AVSS SV7 IN7
IA VDD SV634--IN6
R-VDD SV5 IN5
R-VSS] 1.01
IN4 SV4]*-- 1.13
VREF 1N3
AC 1N2
SCR SV1j 4- IN1
sw1
Figure 6.3: The DAC board.
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The schematic of the DAC board is shown in Figure 6.3. The DAC board is
connected to the FPGA board through a 40-pin connector which transfers the data
between the two boards. The sv pins of the DAC are all pulled to ground (the pulldowns
are omitted from the schematic) when the connector is floating. Five sets of 5-V power
supplies are used. They are DVDD (digital VDD), AVDD (analog VDD), RVDD (ring
VDD), CVDD (clock VDD) and Vbias (which is used to generate reference and bias
current). The clock signal can be either generated on the DAC board or taken from the
FPGA board through the connector. A bread board area is put on the board to construct
additional test circuits. A set of power supplies (+VCC and -VCC) are available to these
supporting circuits.
6.3 Op Amp Test
The major op amp parameters were measured. The test setups and the results are
described in this section.
6.3.1 Offset Voltage
The op amp offset voltage test circuit is shown in Figure 6.4 [641. The results from
three sample chips are 1.00 mV, 1.02 mV and 0.90 mV. Therefore, the op amp offset
voltage is around 1 mV which is fairly good.
100k
Figure 6.4: Ks test circuit.98
6.3.2 DC Open-Loop Gain
The open-loop gain of an op amp is an important parameter to measure. By using
the device under test (DUT) inside a feedback loop, it is possible to measure the change
in input voltage required to produce a known change in output voltage. Figure 6.5 shows
one of such circuits [64]. In this circuit, the control voltage, vc, is varied from -1.8 V to
3.2 V, causing the DUT output to vary from 1.8 V to 3.2 V (neglecting the offset). Since
Vin is attenuated from E0 (which can easily be measured) by the RF/11d2 voltage divider,
the open-loop gain can readily be computed. The measured open-loop gain of the op amp
is around 15,000 (83 dB).
6.3.3 Unity-Gain Bandwidth
The unity-gain bandwidth GBW was measured usingtheclosed-loop
configuration shown in Figure 6.6. A 10 mV sine wave was used as the input signal. The
frequency was swept to determine GBW. With the additional compensation capacitor
lk
0.047g
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E0(1+--)V.
1 k'n
Figure 6.5:A0 test circuit.
AV
A°AV:n =AE lk
1 +99
turned on (AC pin set to 5 V), the measured unity-gain frequency is 7 MHz. Without the
additional compensation, the unity-gain frequency is 9 MHz.
6.3.4 Step Response
Figure 6.7 shows the circuit used to measure the step response and the results of
that measurement. The op amp is connected as an unity-gain buffer to maximize the
feedback and thus minimize the phase margin. The input signal is a 260 kHzsquare wave.
As illustrated by the plot of Figure 6.7, the settling curve has a nonlinear slow-rising
portion at the beginning, although no obvious slewing is observed.
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Figure 6.6: GBW test circuit.
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Figure 6.7: The step response of the op amp.100
6.4 Element Matching
The SC DAC was connected to the FPGA in which the modulators and ESL
circuits were implemented. The DAC output spectra were measured using a spectrum
analyzer, and compared with the simulations. Second-order mismatch-shaping was
demonstrated.
6.4.1 1St -Order Mismatch-Shaping DAC
In Chapter 5, a 4th-order lowpass modulator was designed and optimized for
OSR = 16. The modulator was implemented on a XC4008E FPGA as part of the system
under test. Two unit-element mismatch-shaping schemes, namely the element-rotation
(i.e.1 st -order delta-sigma ESL) and the1St -order butterfly shuffler, were used to
demonstrate 1st -order mismatch-shaping. Both mismatch-shaping schemes were also
implemented on the FPGA. The input test signal was a half-scale 16-bit sine wave
oversampled by 64 times (i.e. 128 sample points in one period). The tests were performed
at 500 kHz clock frequency, and the signals were measured at 02 (after the de-glitching
filter).
As shown in Figure 6.8, at 500 kHz, without any mismatch-shaping effort, the
2nd-order and the 3rd-order harmonicsare both 73 dB and 69 dB below the signal tone,
respectively. When the element-rotation logic is turned on, the 2nd-order harmonic drops
13 dB to 86 dB below the signal level, and the 3rd-order harmonic vanishes into the noise
floor. When the 1st -order butterfly shuffler is used, both the 2nd-order and the 3rd-order
harmonics disappear. The observation that the butterfly shuffler produces less harmonic
distortion than the delta-sigma ESL does in the 1st -order case was discussed in Chapter 3.
The noise floors in both shaping cases are the same, dropping 4 dB from the no-shaping
case and resulting in an SNR of 70 dB assuming a signal band from dc to 15 kHz.0
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Figure 6.8: Measured spectra of the 4th-order delta-sigma SC DAC
with 4-bit quantization at a sampling frequency of 500 kHz.102
To verify the results, simulations were done given the measured DAC element
values. The spectra are plotted in Figure 6.9 by performing a 16384-point Hanning-
windowed FFT on the time-domain simulation results. Calculations on the simulation
data indicate that the 2nd-order harmonics are 88 dB and 104 dB below the input signal
for the element-rotation and the butterfly shuffler, respectively. Notice the shaping
difference between the noise floors of the two simulated spectra. The simulated SNR of
the element-rotation is 84 dB which is 3 dB better than that of the butterfly shuffler. As
discussed in Chapter 3, this fact is probably due to the limitations on the element usage
patterns caused by the particular way that the butterfly shuffler is wired, which may
produce larger "selection errors" than that of a competing delta-sigma ESL. However, the
measurement results are limited by error sources other than the element mismatch and do
not exhibit the shaping on the in-band noise floor.
6.4.2 2nd-Order Mismatch-Shaping DAC
A 2nd-order delta-sigma ESL was also designed and implemented. Due to the
complexity of the algorithm, the 2nd-order delta-sigma ESL was designed to drive an 8-
element DAC instead of a 16-element DAC, and a larger FPGA, XC4010E was used. The
same 4th-order delta-sigma modulator as the one used in the 1st -order mismatch-shaping
demonstrations was used after some minor modifications to perform 9-level quantization.
The entire design (the 2nd-order ESL and the 4th-order modulator) consumed 399 out of
the 400 CLBs in the XC4010E. In order to do comparisons, a 1St -order ESL driving 8
elements was also implemented. Only half of the SC DAC was used in this part of the test.
The 2nd-order ESL is illustrated in Figure 6.10. Note that only 8 of the 16 elements
are used. Each sv bit is generated by an error-feedback noise-shaping loop which is very
-I 2 similar to a delta-sigma modulator. The MTF is chosen to be H2 = (1 -Z).The0
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output of the blockmin()is the smallest of its 8 5-bit inputs. The most complicated part
is the vector quantizer, which completely sorts 8 3-bit numbers (i.e. syisyg) in a single
clock cycle. The structure of the vector quantizer was also presented in Chapter 3. Aside
from its complexity, the vector quantizer also has a large gate delay. Therefore the ESL
can only run at relatively low speeds. Please refer to Appendix II for a set of detailed
schematics of the 2nd-order ESL.
The system was clocked at 500 kHz, and some measured spectra are plotted in
Figure 6.11. Without mismatch-shaping, the 2nd-order and the 3rd-order harmonics are
59 dB and 83 dB lower than the signal, respectively. After turning on the 1St -order ESL,
the 2nd-order harmonic is reduced to -84 dB, and the 3rd-order harmonic is reduced to-
86 dB. When the 2nd-order ESL is introduced, both 2nd-order and 3rd-order harmonics are
min()
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Figure 6.10: A 2nd-order 8-element ESL.
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Figure 6.11:Measured spectra of the 4th-order delta-sigma SC DAC
with 3-bit quantization at a sampling frequency of 500 kHz.106
gone. Further zooming into the noise floor did not distinguish them from the noise bins
which are below the -90 dB level. Both of the ESLs attenuate the in-band noise power by
4 dB. The performance is then limited by noise sources other than the mismatch error.
Therefore, the difference in the shaping of the mismatch noise is not apparent in these
measurements.
In order to verify 2nd-order mismatch-shaping, the element mismatch was
deliberately increased so that it became the dominant error source. Specifically, the value
of Element 1 was doubled by connecting two unit elements together, and Element 5 was
disconnected so that its value became zero. The results are shown in Figure 6.12. The
output noise floor of the DAC driven by the 2nd-order ESL has a 40 dB/decade slope
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Figure 6.12:Demonstration of 1St -order and 2nd-order mismatch shaping.107
which is in consistent with 2nd-order mismatch-shaping. When driven by 1St -order ESL,
the slope starts at 20 dB/decade at the low frequencies, and ramps up to 80 dB/decade
(which is the noise floor of the 4th-order modulator) when quantization noise kicks in. As
indicated by the measured spectra, the 2nd-order ESL suppresses mismatch error more
effectively than 1St -order ESL does at low frequencies, but produces more error at high
frequencies.
6.4.3 Bandpass Mismatch-Shaping DAC
Using the lowpass prototype, an 8th-order bandpass modulator was derived by
applying the z > z2 transformation. Two bandpass mismatch-shaping schemes: the 2nd-
order bandpass butterfly shuffler as described in 3.3.5 and a bandpass ESL, were used to
shuffle the modulator output and drive the DAC. The center frequency is f/4. Again,
the system was implemented on an XC4008E.
As described in Section 3.3.5, the bandpass butterfly shuffler has an MTF of
1 + z-2.The bandpass ESL was implemented with an MTF 1z-4 by simply
substituting 4 delays for the single delay stage in the lst-order lowpass ESL. Both MTFs
have a zero at f/4 and hence give 1St -order mismatch-shaping at the nearby frequencies.
Because the center frequency is f/4,the output was measured at 01 (i.e. before
the discrete-to-continuous lowpass filter). Figure 6.13 shows the measured spectra at
fs= 500 kHz. Since the signal is near f/4 , the even-order harmonics are outside the
band-of-interest. However, some odd-order harmonics fall inside the band. The measured
harmonic distortions are summarized in Table 6.1. The term "N/M" which stands for "not
measurable" is used when a tone merges into the noise floor and cannot be distinguished
from the noise bins. As indicated by the measurement, both bandpass mismatch-shaping-10
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Figure 6.13:Measured spectra of the 8th-order bandpass delta-sigma SC
DAC with 4-bit quantization at a sampling frequency of 500 kHz.109
schemes reduce the harmonic distortions greatly. The butterfly shuffler works slightly
better than the ESL. This is because the MTF of the bandpass ESL has two extra zeros at
DC and fs/2,which introduce a gain factor of approximately 2 near fs/4,and therefore
degrade the performance by approximately 6 dB in that region. The noise floor decreases
by 4 dB when either of the mismatch-shaping schemes is turned on. Since the noise level
is then dominated by other error sources, the SNR difference between the two mismatch-
shaping schemes is not measurable.
Table 6.1:The measured harmonic distortion of the bandpass DAC.
HD3 HD5 HD7 HD9
No-shaping -63 dB -73 dB -83 dB -84 dB
Bandpass butterfly shuffler -89 dB -89 dB N/M N/M
Bandpass ESL -84 dB -83 dB N/M N/M
6.5 Some Circuit Level Considerations for Mismatch-Shaping SC DAC
In this section, starting with the measurements of 1st -order mismatch-shaping at a
2 MHz clock rate, a few important circuit issues in designing high-performance
mismatch-shaping SC DACs are discussed.
6.5.1 Mismatch-Shaping at 2 MHz Clock Rate
Figure 6.14 shows the measured output spectra at a 2 MHz clock rate with the 4th-
order lowpass modulator and the two1st -order mismatch-shaping schemes. The
measurements were done at 02 (after the de-glitching filter). As shown by the plots, the
performance of the mismatch-shaping systems is almost identical. The 2nd- and the 3rd-
order harmonics are 77 dB and 83 dB below the signal, decreasing by 13 dB and 16 dB,0
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Figure 6.14:Measured spectra of the 4th-order delta-sigma SC DAC with
4-bit quantization at a sampling frequency of 2 MHz.111
respectively, from the non-shaping case. However, according to the DC measurements
and simulations, these numbers should be very much the same as those measured at
500 kHz, namely about 10 dB lower. The degradation is due to the nonlinearity in the
output stage which will be discussed in the following sections. As the clock rate increases,
the degradation gets big, until mismatch-shaping finally fails at 3 MHz.
In both shaping and non-shaping cases, the noise densities are 3 dB better than the
corresponding data obtained at 500 kHz clock rate. This fact suggests that there is less
circuit noise in the high frequencies. Given a band-of-interest from dc to 56 kHz, the
SNRs in both shaping cases are approximately 66 dB which is still limited by noise
sources other than element mismatch.
6.5.2 Effect of Incomplete Settling
As the clock rate is increased, incomplete settling will eventually occur. Even if a
SC DAC circuit exhibits linear settling at any given input, incomplete settling may still
cause a problem because the output RC time-constant may depend on the input code.
Superposition will then fail, and so will mismatch-shaping since it relies on superposition.
Therefore, when designing a mismatch-shaping SC DAC, one should avoid using
structures which have signal-dependent load.
Fortunately, the implemented DAC (refer to Figure 5.5) does not have this
problem. Since all the input branches are always connected to the feedback loop, the
feedback factor remains constant no matter how many branches are selected. Therefore
the equivalent load is signal-independent. As long as linear settling holds, superposition
will also hold.112
Although, by itself, incomplete linear settling is harmless, it is still not desirable,
since clock jitter can then make the circuit very noisy.
If the transient response is not a linear function of the signal, incomplete settling
results in distortion. This error term may be tolerated if the nonlinear settling, (in many
case, slewing) only occupies a very short period in the transient response. Otherwise, the
DAC must be given enough time to settle so that a mismatch-shaping scheme can do its
job.
6.5.3 More Measurements at 2 MHz and 500 kHz
Inorder to understand the cause(s) of the degradation when the clock rate
increases, more measurements were done. First the DC values of the DAC elements are
listed. Then the DAC output at 01 (i.e. before the de-glitching filter) is studied.
The DAC steps (element DC values) were measured at 500 Hz and 2 MHz. The
results are listed in Table 6.2. An interesting fact is that the DC values of the DAC
elements "vary" with the clock frequency. The DC difference between the two clock
Table 6.2:The DAC under test matching data.
500 kHz 2 MHz
sv1 0.0733 V 0.0722 V
sv2 0.0720 V 0.0706 V
sv3 0.0716 V 0.0703 V
sv4 0.0716 V 0.0703 V
sv5 0.0719 V 0.0705 V
sv6 0.0721 V 0.0709 V
sv7 0.0722 V 0.0710 V113
Table 6.2:The DAC under test matching data.
500 kHz 2 MHz
sv8 0.0724 V 0.0711 V
sv9 0.0724 V 0.0711 V
sv10 0.0720 V 0.0708 V
sv11 0.0717 V 0.0704 V
sv12 0.0716 V 0.0702 V
sv13 0.0717 V 0.0703 V
sv14 0.0718 V 0.0705 V
sv15 0.0719 V 0.0707 V
sv16 0.0723 V 0.0710
STD 0.6% 0.7%
frequencies is approximately 1.3 mV. This suggests that the DAC does not settle well
when clocked at 2 MHz. The measurements below 1 MHz show that each element
produces a constant step. Measurements at 3 MHz show that the DAC is largely unsettled,
and mismatch-shaping does not work. A rough estimation is carried out as the following:
The total load capacitor at 01 is around 10 pF, and the output impedance of the class-AB
output stage of the op amp is around 5 ki2 based on the original design. Neglecting the on
resistance of a switch, the RC-time constant is about 50 ns. Therefore within 250 ns which
is 1/2 of a clock cycle at 2 MHz, the DAC should be able to settle to 0.7% within the final
value. For a step of 70 mV, 0.7% is approximately 0.5 mV, which is about the same order
as that of the measured results.
Although the incomplete settling amount is bigger than the mismatch error at
2 MHz, as shown earlier in Figure 6.14, mismatch-shaping still works, which suggests114
that the settling is largely linear. Measurements also show that superposition holds at
2 MHz.
Given the largest step input, the transient output of the DAC was measured at 01
and plotted in Figure 6.15. There is no remarkable slewing on the curves. However, at the
beginning of each transient, there is a nonlinear portion. To decide whether it is harmful,
the input was scaled down by 1/2 (i.e. half the elements were disabled), and the output
transient curves were scaled by 2 then over-printed on the corresponding plots. The
observation can be made that superposition holds.
Notice that over-shoot exists in the step response. Remember as shown in
Figure 6.7, there was no over-shoot when testing the step response of op amp using the
unity-gain feedback configuration. The reason is probably because here at 01, the
capacitive load is heavier causing the second pole of the two stage op amp to move closer
to the dominant pole so the phase margin and the damping ratio are decreased.
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Figure 6.15:The transient output of the SC DAC at 01 given step input.115
6.5.4 The Use of the Deglitching filter
Aside from smoothing the output waveform, the major reason to use a lowpass de-
glitching filter is to isolate the nonlinearity at 01. Although as discussed above that
superposition holds at 01, mismatch-shaping does not gain too much at this node when
nonlinear settling gets serious. The measured spectra with the 4th-order modulator and the
1st-order ESL are plotted in Figure 6.16. The experiment with the butterfly shuffler was
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Figure 6.16:Measured spectra of the 4th-order delta-sigma SC DAC at 01
with a sampling frequency of 2 MHz.116
also done. Since the result is the same as that of the ESL, it is omitted here. As shown in
the plots, the 2nd-order harmonic is decreased by only a few dB. This fact suggests that
the 2nd-order nonlinearity in the transient response is about the same as that caused by
element mismatch. As shown in Figure 6.14, this errors term is isolated by the de-
glitching filter, and 02 is much cleaner.
From the above discussion, we can predict that the transient step response at 02
should have less harmonic content than 01 does. The transient response at 02 was
measured and plotted in Figure 6.17. Notice that the settling is much slower and smoother
than the plots in Figure 6.15, because of the lowpass filter effect of the de-glitching stage.
The lowpass nature also tends to prevent slewing.
Since the errors caused by nonlinear settling at 01 is blocked by the de-glitching
filter and invisible at 02, the nonlinearity of the de-glitching filter then becomes the
limiting factor as clock goes high. The linearity of this stage can be improved a little by
carefully adjusting the bias points. However, since it was not designed to be tuned
20gs/div
E00
20ps/div
Figure 6.17:The transient output of the SC DAC at 02 given a step input.117
separately, only a few dBs can be gained before the tuning corrupts the previous stage.
Careful design on this stage is crucial.
6.5.5 "Dynamic Mismatch"
As discussed in the previous sections, the nonlinear settling error at 01 is big.
According to measurements, this error term largely contributes to the 2nd-order harmonic
and can be comparable to the mismatch-introduced 2nd-order harmonic. Yet an interesting
fact was observed that this "dynamic" error can also be suppressed by mismatch-shaping.
As shown in Figure 6.18, without mismatch-shaping, the 2nd- and 3rd-order harmonics are
both 63 dB lower than the signal at 01. While as shown in Figure 6.8, at 02, these
numbers become 73 dB and 69 dB, respectively. The difference is due to the nonlinear
portion in the settling at 01. Since the distortion caused by static mismatch error is down
at the -70 dB level as being observed at 02, the distortion at 01 is dominated by some
dynamic error such as nonlinear settling. However, when mismatch-shaping is turned on,
the 2nd-order harmonic is reduced to -78 dB and the 3rd-order harmonic disappears at 01.
Therefore, this dynamic error should be associated with element mismatch, or, "element-
dependent".
To locate the error source, the main DAC circuit was re-studied. A positive input
branch and a negative input branch are re-drawn in Figure 6.19. A "dynamic" mismatch
exists between the positive branch and the negative branch. This is because the reference
nodes of the two branches are reversed, therefore, the operations of the two branches do
not match. As shown in Figure 6.19, when an element in the negative branch is chosen to
be turned on (i.e. to make a positive step) in 02, it has already been "pre-discharged" in
the previous 01 (please note that the "inverting" structure is used so that dischargingan
input capacitor makes the output decrease by one step) and no switching is needed, while118
the positive branch has to switch toGNDin phase (02) to discharge in order to make a
positive step. This difference will cause transient mismatch when the circuit is settling,
and it can not be seen at 02 as long as the 01 settles at the end of :1:12 Therefore, this is a
"dynamic" mismatch.
To wipe out this error term, unipolar structures may be used. However, doing so
requires the virtual ground(AGND)to be tuned away from the mid-point between the
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Figure 6.18:Measured spectra of the 4th-order delta-sigma 16-element
DAC at 01 with a sampling frequency of 500 kHz.119
supply voltages if the DAC output swing needs to be maximized. In return, a "shifted"
virtual ground may pose stricter requirements on the op amp common-mode inputrange.
To verify that there is a difference between the settling characteristics of positvie
and negative branches, an 8-element DAC was organized using only negative branches.
There should not have been any bias to choose the group polarity. The onlyreason was
that one of the elements on the positive side seemed to deviate from the mean by too
much. Then the 8-element DAC was studied at 01 with the lst-order ESL turningon and
off. The measured spectra are shown in Figure 6.20. The 3rd-order harmonic decreases to
-83 dB with mismatch-shaping, because it is dominated by element static mismatchas
already indicated by the results shown in Figure 6.18. The 2nd-order distortion remains
the same when the ESL turns on and off, while with both positive and negative branches,
it can make more than 10 dB difference (as illustrated in Figure 6.18). Therefore, it was
the dynamic mismatch between the positive and the negative branches that dominated the
show.
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Figure 6.19:The dynamic mismatch between a positive branch and a
negative branch.120
One more interesting point about this dynamic mismatch is that it is not an error
term or a bad thing, because when combined with mismatch-shaping, the performance is
better than no dynamic mismatch. To show this, the 8-element DAC was re-routed so that
there were 4 elements from the positive side and 4 from the negative side. The results are
plotted in Figure 6.21. Without mismatch-shaping, the 2nd-order harmonic is 3 dB worse
than the "8-negative-element" DAC. But when mismatch is on, it decreases by 9 dB, even
better than no dynamic mismatch.
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Figure 6.20:Measured spectra of the 4th-order delta-sigma 8-negative-
element DAC at 01 with a sampling frequency of 500 kHz.121
6.5.6 Other Issues
The circuit noise turns out to be another source of trouble. The mismatch-shaping
schemes are only able to improve the SNRs by a few dBs before other noise sources take
over the show. One large noise source seems to be the clock. Originally, the clock signal
driving the SC DAC was taken from the Xilinx FPGA; this resulted in increased noise.
Later when the DAC picked up the clock from the crystal on its own board, the noise
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Figure 6.21:Measured spectra of the 4th-order delta-sigma 8-element
DAC at 01 with a sampling frequency of 500 kHz.122
decreased by almost 10 dB. Interference from the clock still could be the dominant noise
source after the mismatch noise is taken care of. Other noise sources such as 1/f noise can
also contribute especially at low frequencies.
It was once worried that the signal might interfere with the reference. That was the
reason the sv scrambler/descrambler was designed. Fortunately, this error term did not
show up. It was observed that turning on and off the scrambler makes no difference.
6.6 Conclusions
The prototype SC DAC IC designed in Chapter 5 was fabricated and tested with
a 4th-order modulator and various mismatch-shaping schemes. The 1St -order butterfly
shuffler is found to be the most effective given the DAC under test. The 2nd-order delta-
sigma ESL is the most powerful in suppressing the mismatch errors at low frequencies but
it is hardware intensive and slow.Chapter 7. Conclusions and Future Work
7.1 Summary
123
In Chapter 2, the background knowledge for delta-sigma modulation and
mismatch-shaping was introduced. A few existing mismatch-shaping schemes were
reviewed.
Chapter 3 took a closer look at some dynamic mismatch-shaping architectures.
Comparisons between the delta-sigma ESL and the tree-shuffler were made using
simulations and analytical techniques. A design of the vector quantizer and a revised
delta-sigma ESL were proposed. A generalized butterfly shuffler architecture capable of
high-order and bandpass mismatch-shaping was presented.
In Chapter 4, a multi-bit delta-sigma DAC was evaluated and designed at the
system level given a CMOS switched-current 2-segmented DAC core built by Analog
Devices, Inc. Since the mismatch error in the segmented DAC is dominated by the MSB
cells, applying mismatch-shaping only to the MSB cells suppresses the bulk of the
mismatch error with a low hardware cost.
In Chapter 5, a prototype 16-element SC mismatch-shaping DAC was designed.
Three lowpass Al modulators (two 4th-order, one 8th-order) were designed as examples
to drive the mismatch-shaping DAC. An 8th-order bandpass modulator was derived from
one of the 4th-order lowpass prototypes to demonstrate bandpass mismatch-shaping. The
SC DAC core was fabricated using the Orbit 1.2 gm double-poly double-metal CMOS
process.124
The 16-element SC DAC was tested and the results were listed and discussed in
Chapter 6. Three mismatch-shaping schemes: 1St -order butterfly shuffler, 1St -order delta-
sigma ESL, and 2nd-order delta-sigma ESL were designed and implemented along with
one of the4th-order modulators designed in Chapter 5 using Xilinx FPGAs. By applying
mismatch-shaping on the SC DAC, spurious-free dynamic ranges as large as 90 dB were
achieved.
By accomplishing the work described above, the thesis made contributions to the
design and demonstration of high-order mismatch-shaping, the design of high-order
multi-bit delta-sigma modulators, and the generalization of element mismatch-shaping.
7.2 Future Work
A fully integrated system combining the modulator, the mismatch-shaping logic
and the analog DAC core could be an interesting and educational project. Such a high
resolution DAC would have numerous applications in many fields such as audio, multi-
media and communication. Also, a multi-bit delta-sigma ADC employing mismatch-
shaping is a challenging and exciting possibility. There are undoubtedly numerous design
issues worthy of study in such a high-performance ADC.
Further theoretical work includes deepening the understanding of mismatch-
shaping, extending the technique to non-unit-element DACs or developing more effective
mismatch-shaping structures.125
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Appendix I. Design Details of the Modulators in Chapter 4
The NTF pole-zero plots, the SNR curves and the bit-true system diagrams of the
lowpass modulators designed in Chapter 4 are appended. The details of the bandpass
modulators can be derived directly from their lowpass prototypes, and hence are omitted
here.
App.1.1 4th-Order Lowpass Modulator optimized with OSR = 8
Figure A.1.1 illustrates the original (before coefficient quantization) pole-zero
placement in the Z-domain and the magnitude response of the NTF. The bit-true
schematic of the modulator after coefficient scaling and quantization is shown in
Figure A.1.2.The modulator was simulated in the time domain. The simulation results are
summarized on the SNR VS. input amplitude curves in Figure A.1.3. The dashed line and
the solid line correspond to the modulators before and after the coefficient quantization,
respectively.
Simulations show that the peak SNR is around 79 dB. Figure A.1.4 shows an
example of the modulator output waveform and the spectrum given a single-tone input
located at the center of the band-of-interest with an amplitude of 0.72 of the full scale. The
spectrum is obtained by performing an 8192 Hann-windowed FFT on the data from the
time-domain simulation. The two notches in the spectrum correspond to the two in-band
zeros of the NTF.a
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App.1.2 4th-Order Lowpass Modulator optimized with OSR = 16
The pole-zero plot and the frequency response of the NTF are illustrated in
Figure A.1.5. The bit-true schematic of the modulator is drawn in Figure A.1.6.
Figure A.1.7 shows the SNR v.s. input magnitude curves obtained from simulations. The
peak SNR is around 107 dB.
App.1.3 8th-Order Lowpass Modulator optimized with OSR = 8
The pole-zero plot and the frequency response of the NTF is illustrated in
Figure A.1.8. Figure A.1-.9 illustrates the bit-tfue schematic of the modulator. The
modulator was simulated in time-domain before and after the coefficient quantization.
The SNR curves are shown in Figure A.1.10. Figure A.1.11 shows an example of the
modulator output waveform and the spectrum given a single-tone input located at the
center of the band-of-interest with an amplitude of 0.58 of full scale.
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Appendix II. Schematics of an 8-element rd-order ESL in VIEWDRAW Format
In Chapter 6, a 2"-order ESL was implemented and used to drive the SC DAC
under test. The design was accomplished using the POWERVIEW schematic entry tool,
VIEWDRAW. A set of detail schematics of the 2"-order ESL is attached. For descriptions
of the design, please refer to Chapter 3 and Chapter 5.
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